54 lines
1.4 KiB
C
54 lines
1.4 KiB
C
#ifndef _MEGAxx4_H_
|
|
#define _MEGAxx4_H_
|
|
|
|
#ifdef UART_DOUBLESPEED
|
|
#define UART_CALC_BAUDRATE(baudRate) ((uint32_t)(F_CPU) / ((uint32_t)(baudRate) *8) -1)
|
|
#else
|
|
#define UART_CALC_BAUDRATE(baudRate) ((uint32_t)(F_CPU) / ((uint32_t)(baudRate)*16) -1)
|
|
#endif
|
|
|
|
#ifndef UART_USE_SECOND
|
|
/* UART 0 */
|
|
#define UART_BAUD_HIGH UBRR0H
|
|
#define UART_BAUD_LOW UBRR0L
|
|
#define UART_STATUS UCSR0A
|
|
#define UART_TXREADY UDRE0
|
|
#define UART_RXREADY RXC0
|
|
#define UART_DOUBLE U2X0
|
|
#define UART_CTRL UCSR0B
|
|
#define UART_CTRL_DATA ((1<<TXEN0) | (1<<RXEN0))
|
|
#define UART_CTRL2 UCSR0C
|
|
#define UART_CTRL2_DATA ( (1<<UCSZ01) | (1<<UCSZ00))
|
|
#define UART_DATA UDR0
|
|
#else
|
|
/* UART 1 */
|
|
#define UART_BAUD_HIGH UBRR1H
|
|
#define UART_BAUD_LOW UBRR1L
|
|
#define UART_STATUS UCSR1A
|
|
#define UART_TXREADY UDRE1
|
|
#define UART_RXREADY RXC1
|
|
#define UART_DOUBLE U2X1
|
|
#define UART_CTRL UCSR1B
|
|
#define UART_CTRL_DATA ((1<<TXEN1) | (1<<RXEN1))
|
|
#define UART_CTRL2 UCSR1C
|
|
#define UART_CTRL2_DATA ( (1<<UCSZ11) | (1<<UCSZ10))
|
|
#define UART_DATA UDR1
|
|
#endif
|
|
|
|
#define WDT_OFF_SPECIAL
|
|
|
|
static inline void bootloader_wdt_off(void)
|
|
{
|
|
cli();
|
|
wdt_reset();
|
|
/* Clear WDRF in MCUSR */
|
|
MCUSR &= ~(1<<WDRF);
|
|
/* Write logical one to WDCE and WDE */
|
|
/* Keep old prescaler setting to prevent unintentional time-out */
|
|
WDTCSR |= (1<<WDCE) | (1<<WDE);
|
|
/* Turn off WDT */
|
|
WDTCSR = 0x00;
|
|
}
|
|
|
|
#endif // #ifndef _MEGA644_H_
|