TWEA bit in TWCR register needs to be cleared to send NACK.
Clear it when too many bytes were received, re-enable it after
when going idle.
Add missing state for prev. send NACK.
Catch all invalid states and reset bus.
TWINT bit needs to be set every time in ISR.