696 lines
32 KiB
C
696 lines
32 KiB
C
/*******************************************************************************
|
|
Copyright (C) Marvell International Ltd. and its affiliates
|
|
|
|
This software file (the "File") is owned and distributed by Marvell
|
|
International Ltd. and/or its affiliates ("Marvell") under the following
|
|
alternative licensing terms. Once you have made an election to distribute the
|
|
File under one of the following license alternatives, please (i) delete this
|
|
introductory statement regarding license alternatives, (ii) delete the two
|
|
license alternatives that you have not elected to use and (iii) preserve the
|
|
Marvell copyright notice above.
|
|
|
|
********************************************************************************
|
|
Marvell Commercial License Option
|
|
|
|
If you received this File from Marvell and you have entered into a commercial
|
|
license agreement (a "Commercial License") with Marvell, the File is licensed
|
|
to you under the terms of the applicable Commercial License.
|
|
|
|
********************************************************************************
|
|
Marvell GPL License Option
|
|
|
|
If you received this File from Marvell, you may opt to use, redistribute and/or
|
|
modify this File in accordance with the terms and conditions of the General
|
|
Public License Version 2, June 1991 (the "GPL License"), a copy of which is
|
|
available along with the File in the license.txt file or by writing to the Free
|
|
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
|
|
on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
|
|
|
|
THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
|
|
WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
|
|
DISCLAIMED. The GPL License provides additional details about this warranty
|
|
disclaimer.
|
|
********************************************************************************
|
|
Marvell BSD License Option
|
|
|
|
If you received this File from Marvell, you may opt to use, redistribute and/or
|
|
modify this File under the following licensing terms.
|
|
Redistribution and use in source and binary forms, with or without modification,
|
|
are permitted provided that the following conditions are met:
|
|
|
|
* Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
|
|
* Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
* Neither the name of Marvell nor the names of its contributors may be
|
|
used to endorse or promote products derived from this software without
|
|
specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
|
|
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
#ifndef __INCmvEthRegsh
|
|
#define __INCmvEthRegsh
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif /* __cplusplus */
|
|
|
|
#include "ctrlEnv/mvCtrlEnvSpec.h"
|
|
|
|
/****************************************/
|
|
/* Ethernet Unit Registers */
|
|
/****************************************/
|
|
#define ETH_REG_BASE MV_ETH_REG_BASE
|
|
|
|
#define ETH_PHY_ADDR_REG(port) (ETH_REG_BASE(port) + 0x000)
|
|
#define ETH_SMI_REG(port) (ETH_REG_BASE(port) + 0x004)
|
|
#define ETH_UNIT_DEF_ADDR_REG(port) (ETH_REG_BASE(port) + 0x008)
|
|
#define ETH_UNIT_DEF_ID_REG(port) (ETH_REG_BASE(port) + 0x00c)
|
|
#define ETH_UNIT_RESERVED(port) (ETH_REG_BASE(port) + 0x014)
|
|
#define ETH_UNIT_INTR_CAUSE_REG(port) (ETH_REG_BASE(port) + 0x080)
|
|
#define ETH_UNIT_INTR_MASK_REG(port) (ETH_REG_BASE(port) + 0x084)
|
|
|
|
|
|
#define ETH_UNIT_ERROR_ADDR_REG(port) (ETH_REG_BASE(port) + 0x094)
|
|
#define ETH_UNIT_INT_ADDR_ERROR_REG(port) (ETH_REG_BASE(port) + 0x098)
|
|
#define ETH_UNIT_CONTROL_REG(port) (ETH_REG_BASE(port) + 0x0B0)
|
|
|
|
#define ETH_PORT_CONFIG_REG(port) (ETH_REG_BASE(port) + 0x400)
|
|
#define ETH_PORT_CONFIG_EXTEND_REG(port) (ETH_REG_BASE(port) + 0x404)
|
|
#define ETH_MII_SERIAL_PARAM_REG(port) (ETH_REG_BASE(port) + 0x408)
|
|
#define ETH_GMII_SERIAL_PARAM_REG(port) (ETH_REG_BASE(port) + 0x40c)
|
|
#define ETH_VLAN_ETHER_TYPE_REG(port) (ETH_REG_BASE(port) + 0x410)
|
|
#define ETH_MAC_ADDR_LOW_REG(port) (ETH_REG_BASE(port) + 0x414)
|
|
#define ETH_MAC_ADDR_HIGH_REG(port) (ETH_REG_BASE(port) + 0x418)
|
|
#define ETH_SDMA_CONFIG_REG(port) (ETH_REG_BASE(port) + 0x41c)
|
|
#define ETH_DIFF_SERV_PRIO_REG(port, code) (ETH_REG_BASE(port) + 0x420 + ((code)<<2))
|
|
#define ETH_PORT_SERIAL_CTRL_REG(port) (ETH_REG_BASE(port) + 0x43c)
|
|
#define ETH_VLAN_TAG_TO_PRIO_REG(port) (ETH_REG_BASE(port) + 0x440)
|
|
#define ETH_PORT_STATUS_REG(port) (ETH_REG_BASE(port) + 0x444)
|
|
|
|
#define ETH_RX_QUEUE_COMMAND_REG(port) (ETH_REG_BASE(port) + 0x680)
|
|
#define ETH_TX_QUEUE_COMMAND_REG(port) (ETH_REG_BASE(port) + 0x448)
|
|
|
|
#define ETH_PORT_SERIAL_CTRL_1_REG(port) (ETH_REG_BASE(port) + 0x44c)
|
|
#define ETH_PORT_STATUS_1_REG(port) (ETH_REG_BASE(port) + 0x450)
|
|
#define ETH_PORT_MARVELL_HEADER_REG(port) (ETH_REG_BASE(port) + 0x454)
|
|
#define ETH_PORT_FIFO_PARAMS_REG(port) (ETH_REG_BASE(port) + 0x458)
|
|
#define ETH_MAX_TOKEN_BUCKET_SIZE_REG(port) (ETH_REG_BASE(port) + 0x45c)
|
|
#define ETH_INTR_CAUSE_REG(port) (ETH_REG_BASE(port) + 0x460)
|
|
#define ETH_INTR_CAUSE_EXT_REG(port) (ETH_REG_BASE(port) + 0x464)
|
|
#define ETH_INTR_MASK_REG(port) (ETH_REG_BASE(port) + 0x468)
|
|
#define ETH_INTR_MASK_EXT_REG(port) (ETH_REG_BASE(port) + 0x46c)
|
|
#define ETH_TX_FIFO_URGENT_THRESH_REG(port) (ETH_REG_BASE(port) + 0x474)
|
|
#define ETH_RX_MINIMAL_FRAME_SIZE_REG(port) (ETH_REG_BASE(port) + 0x47c)
|
|
#define ETH_RX_DISCARD_PKTS_CNTR_REG(port) (ETH_REG_BASE(port) + 0x484)
|
|
#define ETH_RX_OVERRUN_PKTS_CNTR_REG(port) (ETH_REG_BASE(port) + 0x488)
|
|
#define ETH_INTERNAL_ADDR_ERROR_REG(port) (ETH_REG_BASE(port) + 0x494)
|
|
#define ETH_TX_FIXED_PRIO_CFG_REG(port) (ETH_REG_BASE(port) + 0x4dc)
|
|
#define ETH_TX_TOKEN_RATE_CFG_REG(port) (ETH_REG_BASE(port) + 0x4e0)
|
|
#define ETH_MAX_TRANSMIT_UNIT_REG(port) (ETH_REG_BASE(port) + 0x4e8)
|
|
#define ETH_TX_TOKEN_BUCKET_SIZE_REG(port) (ETH_REG_BASE(port) + 0x4ec)
|
|
#define ETH_TX_TOKEN_BUCKET_COUNT_REG(port) (ETH_REG_BASE(port) + 0x780)
|
|
#define ETH_RX_DESCR_STAT_CMD_REG(port, q) (ETH_REG_BASE(port) + 0x600 + ((q)<<4))
|
|
#define ETH_RX_BYTE_COUNT_REG(port, q) (ETH_REG_BASE(port) + 0x604 + ((q)<<4))
|
|
#define ETH_RX_BUF_PTR_REG(port, q) (ETH_REG_BASE(port) + 0x608 + ((q)<<4))
|
|
#define ETH_RX_CUR_DESC_PTR_REG(port, q) (ETH_REG_BASE(port) + 0x60c + ((q)<<4))
|
|
#define ETH_TX_CUR_DESC_PTR_REG(port, q) (ETH_REG_BASE(port) + 0x6c0 + ((q)<<2))
|
|
|
|
#define ETH_TXQ_TOKEN_COUNT_REG(port, q) (ETH_REG_BASE(port) + 0x700 + ((q)<<4))
|
|
#define ETH_TXQ_TOKEN_CFG_REG(port, q) (ETH_REG_BASE(port) + 0x704 + ((q)<<4))
|
|
#define ETH_TXQ_ARBITER_CFG_REG(port, q) (ETH_REG_BASE(port) + 0x708 + ((q)<<4))
|
|
|
|
#if (MV_ETH_VERSION >= 4)
|
|
#define ETH_EJP_TX_HI_IPG_REG(port) (ETH_REG_BASE(port) + 0x7A8)
|
|
#define ETH_EJP_TX_LO_IPG_REG(port) (ETH_REG_BASE(port) + 0x7B8)
|
|
#define ETH_EJP_HI_TKN_LO_PKT_REG(port) (ETH_REG_BASE(port) + 0x7C0)
|
|
#define ETH_EJP_HI_TKN_ASYNC_PKT_REG(port) (ETH_REG_BASE(port) + 0x7C4)
|
|
#define ETH_EJP_LO_TKN_ASYNC_PKT_REG(port) (ETH_REG_BASE(port) + 0x7C8)
|
|
#define ETH_EJP_TX_SPEED_REG(port) (ETH_REG_BASE(port) + 0x7D0)
|
|
#endif /* MV_ETH_VERSION >= 4 */
|
|
|
|
#define ETH_MIB_COUNTERS_BASE(port) (ETH_REG_BASE(port) + 0x1000)
|
|
#define ETH_DA_FILTER_SPEC_MCAST_BASE(port) (ETH_REG_BASE(port) + 0x1400)
|
|
#define ETH_DA_FILTER_OTH_MCAST_BASE(port) (ETH_REG_BASE(port) + 0x1500)
|
|
#define ETH_DA_FILTER_UCAST_BASE(port) (ETH_REG_BASE(port) + 0x1600)
|
|
|
|
/* Phy address register definitions */
|
|
#define ETH_PHY_ADDR_OFFS 0
|
|
#define ETH_PHY_ADDR_MASK (0x1f <<ETH_PHY_ADDR_OFFS)
|
|
|
|
/* MIB Counters register definitions */
|
|
#define ETH_MIB_GOOD_OCTETS_RECEIVED_LOW 0x0
|
|
#define ETH_MIB_GOOD_OCTETS_RECEIVED_HIGH 0x4
|
|
#define ETH_MIB_BAD_OCTETS_RECEIVED 0x8
|
|
#define ETH_MIB_INTERNAL_MAC_TRANSMIT_ERR 0xc
|
|
#define ETH_MIB_GOOD_FRAMES_RECEIVED 0x10
|
|
#define ETH_MIB_BAD_FRAMES_RECEIVED 0x14
|
|
#define ETH_MIB_BROADCAST_FRAMES_RECEIVED 0x18
|
|
#define ETH_MIB_MULTICAST_FRAMES_RECEIVED 0x1c
|
|
#define ETH_MIB_FRAMES_64_OCTETS 0x20
|
|
#define ETH_MIB_FRAMES_65_TO_127_OCTETS 0x24
|
|
#define ETH_MIB_FRAMES_128_TO_255_OCTETS 0x28
|
|
#define ETH_MIB_FRAMES_256_TO_511_OCTETS 0x2c
|
|
#define ETH_MIB_FRAMES_512_TO_1023_OCTETS 0x30
|
|
#define ETH_MIB_FRAMES_1024_TO_MAX_OCTETS 0x34
|
|
#define ETH_MIB_GOOD_OCTETS_SENT_LOW 0x38
|
|
#define ETH_MIB_GOOD_OCTETS_SENT_HIGH 0x3c
|
|
#define ETH_MIB_GOOD_FRAMES_SENT 0x40
|
|
#define ETH_MIB_EXCESSIVE_COLLISION 0x44
|
|
#define ETH_MIB_MULTICAST_FRAMES_SENT 0x48
|
|
#define ETH_MIB_BROADCAST_FRAMES_SENT 0x4c
|
|
#define ETH_MIB_UNREC_MAC_CONTROL_RECEIVED 0x50
|
|
#define ETH_MIB_FC_SENT 0x54
|
|
#define ETH_MIB_GOOD_FC_RECEIVED 0x58
|
|
#define ETH_MIB_BAD_FC_RECEIVED 0x5c
|
|
#define ETH_MIB_UNDERSIZE_RECEIVED 0x60
|
|
#define ETH_MIB_FRAGMENTS_RECEIVED 0x64
|
|
#define ETH_MIB_OVERSIZE_RECEIVED 0x68
|
|
#define ETH_MIB_JABBER_RECEIVED 0x6c
|
|
#define ETH_MIB_MAC_RECEIVE_ERROR 0x70
|
|
#define ETH_MIB_BAD_CRC_EVENT 0x74
|
|
#define ETH_MIB_COLLISION 0x78
|
|
#define ETH_MIB_LATE_COLLISION 0x7c
|
|
|
|
|
|
/****************************************/
|
|
/* Ethernet Unit Register BITs */
|
|
/****************************************/
|
|
|
|
/***** BITs of Receive Queue Command (RQC) register *****/
|
|
#define ETH_RXQ_ENABLE_OFFSET 0
|
|
#define ETH_RXQ_ENABLE_MASK (0x000000FF << ETH_RXQ_ENABLE_OFFSET)
|
|
|
|
#define ETH_RXQ_DISABLE_OFFSET 8
|
|
#define ETH_RXQ_DISABLE_MASK (0x000000FF << ETH_RXQ_DISABLE_OFFSET)
|
|
|
|
/***** BITs of Transmit Queue Command (TQC) register *****/
|
|
#define ETH_TXQ_ENABLE_OFFSET 0
|
|
#define ETH_TXQ_ENABLE_MASK (0x000000FF << ETH_TXQ_ENABLE_OFFSET)
|
|
|
|
#define ETH_TXQ_DISABLE_OFFSET 8
|
|
#define ETH_TXQ_DISABLE_MASK (0x000000FF << ETH_TXQ_DISABLE_OFFSET)
|
|
|
|
#if (MV_ETH_VERSION >= 4)
|
|
#define ETH_TX_EJP_ENABLE_BIT 18
|
|
#define ETH_TX_EJP_ENABLE_MASK (1 << ETH_TX_EJP_ENABLE_BIT)
|
|
|
|
#define ETH_TX_LEGACY_WRR_BIT 19
|
|
#define ETH_TX_LEGACY_WRR_MASK (1 << ETH_TX_LEGACY_WRR_BIT)
|
|
#endif /* (MV_ETH_VERSION >= 4) */
|
|
|
|
/***** BITs of Ethernet Port Status reg (PSR) *****/
|
|
#define ETH_LINK_UP_BIT 1
|
|
#define ETH_LINK_UP_MASK (1<<ETH_LINK_UP_BIT)
|
|
|
|
#define ETH_FULL_DUPLEX_BIT 2
|
|
#define ETH_FULL_DUPLEX_MASK (1<<ETH_FULL_DUPLEX_BIT)
|
|
|
|
#define ETH_ENABLE_RCV_FLOW_CTRL_BIT 3
|
|
#define ETH_ENABLE_RCV_FLOW_CTRL_MASK (1<<ETH_ENABLE_RCV_FLOW_CTRL_BIT)
|
|
|
|
#define ETH_GMII_SPEED_1000_BIT 4
|
|
#define ETH_GMII_SPEED_1000_MASK (1<<ETH_GMII_SPEED_1000_BIT)
|
|
|
|
#define ETH_MII_SPEED_100_BIT 5
|
|
#define ETH_MII_SPEED_100_MASK (1<<ETH_MII_SPEED_100_BIT)
|
|
|
|
#define ETH_TX_IN_PROGRESS_BIT 7
|
|
#define ETH_TX_IN_PROGRESS_MASK (1<<ETH_TX_IN_PROGRESS_BIT)
|
|
|
|
#define ETH_TX_FIFO_EMPTY_BIT 10
|
|
#define ETH_TX_FIFO_EMPTY_MASK (1<<ETH_TX_FIFO_EMPTY_BIT)
|
|
|
|
/***** BITs of Ethernet Port Status 1 reg (PS1R) *****/
|
|
#define ETH_AUTO_NEG_DONE_BIT 4
|
|
#define ETH_AUTO_NEG_DONE_MASK (1<<ETH_AUTO_NEG_DONE_BIT)
|
|
|
|
#define ETH_SERDES_PLL_LOCKED_BIT 6
|
|
#define ETH_SERDES_PLL_LOCKED_MASK (1<<ETH_SERDES_PLL_LOCKED_BIT)
|
|
|
|
/***** BITs of Port Configuration reg (PxCR) *****/
|
|
#define ETH_UNICAST_PROMISCUOUS_MODE_BIT 0
|
|
#define ETH_UNICAST_PROMISCUOUS_MODE_MASK (1<<ETH_UNICAST_PROMISCUOUS_MODE_BIT)
|
|
|
|
#define ETH_DEF_RX_QUEUE_OFFSET 1
|
|
#define ETH_DEF_RX_QUEUE_ALL_MASK (0x7<<ETH_DEF_RX_QUEUE_OFFSET)
|
|
#define ETH_DEF_RX_QUEUE_MASK(queue) ((queue)<<ETH_DEF_RX_QUEUE_OFFSET)
|
|
|
|
#define ETH_DEF_RX_ARP_QUEUE_OFFSET 4
|
|
#define ETH_DEF_RX_ARP_QUEUE_ALL_MASK (0x7<<ETH_DEF_RX_ARP_QUEUE_OFFSET)
|
|
#define ETH_DEF_RX_ARP_QUEUE_MASK(queue) ((queue)<<ETH_DEF_RX_ARP_QUEUE_OFFSET)
|
|
|
|
#define ETH_REJECT_NOT_IP_ARP_BCAST_BIT 7
|
|
#define ETH_REJECT_NOT_IP_ARP_BCAST_MASK (1<<ETH_REJECT_NOT_IP_ARP_BCAST_BIT)
|
|
|
|
#define ETH_REJECT_IP_BCAST_BIT 8
|
|
#define ETH_REJECT_IP_BCAST_MASK (1<<ETH_REJECT_IP_BCAST_BIT)
|
|
|
|
#define ETH_REJECT_ARP_BCAST_BIT 9
|
|
#define ETH_REJECT_ARP_BCAST_MASK (1<<ETH_REJECT_ARP_BCAST_BIT)
|
|
|
|
#define ETH_TX_NO_SET_ERROR_SUMMARY_BIT 12
|
|
#define ETH_TX_NO_SET_ERROR_SUMMARY_MASK (1<<ETH_TX_NO_SET_ERROR_SUMMARY_BIT)
|
|
|
|
#define ETH_CAPTURE_TCP_FRAMES_ENABLE_BIT 14
|
|
#define ETH_CAPTURE_TCP_FRAMES_ENABLE_MASK (1<<ETH_CAPTURE_TCP_FRAMES_ENABLE_BIT)
|
|
|
|
#define ETH_CAPTURE_UDP_FRAMES_ENABLE_BIT 15
|
|
#define ETH_CAPTURE_UDP_FRAMES_ENABLE_MASK (1<<ETH_CAPTURE_UDP_FRAMES_ENABLE_BIT)
|
|
|
|
#define ETH_DEF_RX_TCP_QUEUE_OFFSET 16
|
|
#define ETH_DEF_RX_TCP_QUEUE_ALL_MASK (0x7<<ETH_DEF_RX_TCP_QUEUE_OFFSET)
|
|
#define ETH_DEF_RX_TCP_QUEUE_MASK(queue) ((queue)<<ETH_DEF_RX_TCP_QUEUE_OFFSET)
|
|
|
|
#define ETH_DEF_RX_UDP_QUEUE_OFFSET 19
|
|
#define ETH_DEF_RX_UDP_QUEUE_ALL_MASK (0x7<<ETH_DEF_RX_UDP_QUEUE_OFFSET)
|
|
#define ETH_DEF_RX_UDP_QUEUE_MASK(queue) ((queue)<<ETH_DEF_RX_UDP_QUEUE_OFFSET)
|
|
|
|
#define ETH_DEF_RX_BPDU_QUEUE_OFFSET 22
|
|
#define ETH_DEF_RX_BPDU_QUEUE_ALL_MASK (0x7<<ETH_DEF_RX_BPDU_QUEUE_OFFSET)
|
|
#define ETH_DEF_RX_BPDU_QUEUE_MASK(queue) ((queue)<<ETH_DEF_RX_BPDU_QUEUE_OFFSET)
|
|
|
|
#define ETH_RX_CHECKSUM_MODE_OFFSET 25
|
|
#define ETH_RX_CHECKSUM_NO_PSEUDO_HDR (0<<ETH_RX_CHECKSUM_MODE_OFFSET)
|
|
#define ETH_RX_CHECKSUM_WITH_PSEUDO_HDR (1<<ETH_RX_CHECKSUM_MODE_OFFSET)
|
|
|
|
/***** BITs of Port Configuration Extend reg (PxCXR) *****/
|
|
#define ETH_CAPTURE_SPAN_BPDU_ENABLE_BIT 1
|
|
#define ETH_CAPTURE_SPAN_BPDU_ENABLE_MASK (1<<ETH_CAPTURE_SPAN_BPDU_ENABLE_BIT)
|
|
|
|
#define ETH_TX_DISABLE_GEN_CRC_BIT 3
|
|
#define ETH_TX_DISABLE_GEN_CRC_MASK (1<<ETH_TX_DISABLE_GEN_CRC_BIT)
|
|
|
|
/***** BITs of Tx/Rx queue command reg (RQCR/TQCR) *****/
|
|
#define ETH_QUEUE_ENABLE_OFFSET 0
|
|
#define ETH_QUEUE_ENABLE_ALL_MASK (0xFF<<ETH_QUEUE_ENABLE_OFFSET)
|
|
#define ETH_QUEUE_ENABLE_MASK(queue) (1<<((queue)+ETH_QUEUE_ENABLE_OFFSET))
|
|
|
|
#define ETH_QUEUE_DISABLE_OFFSET 8
|
|
#define ETH_QUEUE_DISABLE_ALL_MASK (0xFF<<ETH_QUEUE_DISABLE_OFFSET)
|
|
#define ETH_QUEUE_DISABLE_MASK(queue) (1<<((queue)+ETH_QUEUE_DISABLE_OFFSET))
|
|
|
|
|
|
/***** BITs of Port Sdma Configuration reg (SDCR) *****/
|
|
#define ETH_RX_FRAME_INTERRUPT_BIT 0
|
|
#define ETH_RX_FRAME_INTERRUPT_MASK (1<<ETH_RX_FRAME_INTERRUPT_BIT)
|
|
|
|
#define ETH_BURST_SIZE_1_64BIT_VALUE 0
|
|
#define ETH_BURST_SIZE_2_64BIT_VALUE 1
|
|
#define ETH_BURST_SIZE_4_64BIT_VALUE 2
|
|
#define ETH_BURST_SIZE_8_64BIT_VALUE 3
|
|
#define ETH_BURST_SIZE_16_64BIT_VALUE 4
|
|
|
|
#define ETH_RX_BURST_SIZE_OFFSET 1
|
|
#define ETH_RX_BURST_SIZE_ALL_MASK (0x7<<ETH_RX_BURST_SIZE_OFFSET)
|
|
#define ETH_RX_BURST_SIZE_MASK(burst) ((burst)<<ETH_RX_BURST_SIZE_OFFSET)
|
|
|
|
#define ETH_RX_NO_DATA_SWAP_BIT 4
|
|
#define ETH_RX_NO_DATA_SWAP_MASK (1<<ETH_RX_NO_DATA_SWAP_BIT)
|
|
#define ETH_RX_DATA_SWAP_MASK (0<<ETH_RX_NO_DATA_SWAP_BIT)
|
|
|
|
#define ETH_TX_NO_DATA_SWAP_BIT 5
|
|
#define ETH_TX_NO_DATA_SWAP_MASK (1<<ETH_TX_NO_DATA_SWAP_BIT)
|
|
#define ETH_TX_DATA_SWAP_MASK (0<<ETH_TX_NO_DATA_SWAP_BIT)
|
|
|
|
#define ETH_DESC_SWAP_BIT 6
|
|
#define ETH_DESC_SWAP_MASK (1<<ETH_DESC_SWAP_BIT)
|
|
#define ETH_NO_DESC_SWAP_MASK (0<<ETH_DESC_SWAP_BIT)
|
|
|
|
#define ETH_RX_INTR_COAL_OFFSET 7
|
|
#define ETH_RX_INTR_COAL_ALL_MASK (0x3fff<<ETH_RX_INTR_COAL_OFFSET)
|
|
#define ETH_RX_INTR_COAL_MASK(value) (((value)<<ETH_RX_INTR_COAL_OFFSET) \
|
|
& ETH_RX_INTR_COAL_ALL_MASK)
|
|
|
|
#define ETH_TX_BURST_SIZE_OFFSET 22
|
|
#define ETH_TX_BURST_SIZE_ALL_MASK (0x7<<ETH_TX_BURST_SIZE_OFFSET)
|
|
#define ETH_TX_BURST_SIZE_MASK(burst) ((burst)<<ETH_TX_BURST_SIZE_OFFSET)
|
|
|
|
#define ETH_RX_INTR_COAL_MSB_BIT 25
|
|
#define ETH_RX_INTR_COAL_MSB_MASK (1<<ETH_RX_INTR_COAL_MSB_BIT)
|
|
|
|
/* BITs Port #x Tx FIFO Urgent Threshold (PxTFUT) */
|
|
#define ETH_TX_INTR_COAL_OFFSET 4
|
|
#define ETH_TX_INTR_COAL_ALL_MASK (0x3fff << ETH_TX_INTR_COAL_OFFSET)
|
|
#define ETH_TX_INTR_COAL_MASK(value) (((value) << ETH_TX_INTR_COAL_OFFSET) \
|
|
& ETH_TX_INTR_COAL_ALL_MASK)
|
|
|
|
/* BITs of Port Serial Control reg (PSCR) */
|
|
#define ETH_PORT_ENABLE_BIT 0
|
|
#define ETH_PORT_ENABLE_MASK (1<<ETH_PORT_ENABLE_BIT)
|
|
|
|
#define ETH_FORCE_LINK_PASS_BIT 1
|
|
#define ETH_FORCE_LINK_PASS_MASK (1<<ETH_FORCE_LINK_PASS_BIT)
|
|
|
|
#define ETH_DISABLE_DUPLEX_AUTO_NEG_BIT 2
|
|
#define ETH_DISABLE_DUPLEX_AUTO_NEG_MASK (1<<ETH_DISABLE_DUPLEX_AUTO_NEG_BIT)
|
|
|
|
#define ETH_DISABLE_FC_AUTO_NEG_BIT 3
|
|
#define ETH_DISABLE_FC_AUTO_NEG_MASK (1<<ETH_DISABLE_FC_AUTO_NEG_BIT)
|
|
|
|
#define ETH_ADVERTISE_SYM_FC_BIT 4
|
|
#define ETH_ADVERTISE_SYM_FC_MASK (1<<ETH_ADVERTISE_SYM_FC_BIT)
|
|
|
|
#define ETH_TX_FC_MODE_OFFSET 5
|
|
#define ETH_TX_FC_MODE_MASK (3<<ETH_TX_FC_MODE_OFFSET)
|
|
#define ETH_TX_FC_NO_PAUSE (0<<ETH_TX_FC_MODE_OFFSET)
|
|
#define ETH_TX_FC_SEND_PAUSE (1<<ETH_TX_FC_MODE_OFFSET)
|
|
|
|
#define ETH_TX_BP_MODE_OFFSET 7
|
|
#define ETH_TX_BP_MODE_MASK (3<<ETH_TX_BP_MODE_OFFSET)
|
|
#define ETH_TX_BP_NO_JAM (0<<ETH_TX_BP_MODE_OFFSET)
|
|
#define ETH_TX_BP_SEND_JAM (1<<ETH_TX_BP_MODE_OFFSET)
|
|
|
|
#define ETH_DO_NOT_FORCE_LINK_FAIL_BIT 10
|
|
#define ETH_DO_NOT_FORCE_LINK_FAIL_MASK (1<<ETH_DO_NOT_FORCE_LINK_FAIL_BIT)
|
|
|
|
#define ETH_RETRANSMIT_FOREVER_BIT 11
|
|
#define ETH_RETRANSMIT_FOREVER_MASK (1<<ETH_RETRANSMIT_FOREVER_BIT)
|
|
|
|
#define ETH_DISABLE_SPEED_AUTO_NEG_BIT 13
|
|
#define ETH_DISABLE_SPEED_AUTO_NEG_MASK (1<<ETH_DISABLE_SPEED_AUTO_NEG_BIT)
|
|
|
|
#define ETH_DTE_ADVERT_BIT 14
|
|
#define ETH_DTE_ADVERT_MASK (1<<ETH_DTE_ADVERT_BIT)
|
|
|
|
#define ETH_MII_PHY_MODE_BIT 15
|
|
#define ETH_MII_PHY_MODE_MAC (0<<ETH_MII_PHY_MODE_BIT)
|
|
#define ETH_MII_PHY_MODE_PHY (1<<ETH_MII_PHY_MODE_BIT)
|
|
|
|
#define ETH_MII_SOURCE_SYNCH_BIT 16
|
|
#define ETH_MII_STANDARD_SYNCH (0<<ETH_MII_SOURCE_SYNCH_BIT)
|
|
#define ETH_MII_400Mbps_SYNCH (1<<ETH_MII_SOURCE_CLK_BIT)
|
|
|
|
#define ETH_MAX_RX_PACKET_SIZE_OFFSET 17
|
|
#define ETH_MAX_RX_PACKET_SIZE_MASK (7<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_1518BYTE (0<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_1522BYTE (1<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_1552BYTE (2<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_9022BYTE (3<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_9192BYTE (4<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
#define ETH_MAX_RX_PACKET_9700BYTE (5<<ETH_MAX_RX_PACKET_SIZE_OFFSET)
|
|
|
|
#define ETH_SET_FULL_DUPLEX_BIT 21
|
|
#define ETH_SET_FULL_DUPLEX_MASK (1<<ETH_SET_FULL_DUPLEX_BIT)
|
|
|
|
#define ETH_SET_FLOW_CTRL_BIT 22
|
|
#define ETH_SET_FLOW_CTRL_MASK (1<<ETH_SET_FLOW_CTRL_BIT)
|
|
|
|
#define ETH_SET_GMII_SPEED_1000_BIT 23
|
|
#define ETH_SET_GMII_SPEED_1000_MASK (1<<ETH_SET_GMII_SPEED_1000_BIT)
|
|
|
|
#define ETH_SET_MII_SPEED_100_BIT 24
|
|
#define ETH_SET_MII_SPEED_100_MASK (1<<ETH_SET_MII_SPEED_100_BIT)
|
|
|
|
/* BITs of Port Serial Control 1 reg (PSC1R) */
|
|
#define ETH_PSC_ENABLE_BIT 2
|
|
#define ETH_PSC_ENABLE_MASK (1<<ETH_PSC_ENABLE_BIT)
|
|
|
|
#define ETH_RGMII_ENABLE_BIT 3
|
|
#define ETH_RGMII_ENABLE_MASK (1<<ETH_RGMII_ENABLE_BIT)
|
|
|
|
#define ETH_PORT_RESET_BIT 4
|
|
#define ETH_PORT_RESET_MASK (1<<ETH_PORT_RESET_BIT)
|
|
|
|
#define ETH_INBAND_AUTO_NEG_ENABLE_BIT 6
|
|
#define ETH_INBAND_AUTO_NEG_ENABLE_MASK (1<<ETH_INBAND_AUTO_NEG_ENABLE_BIT)
|
|
|
|
#define ETH_INBAND_AUTO_NEG_BYPASS_BIT 7
|
|
#define ETH_INBAND_AUTO_NEG_BYPASS_MASK (1<<ETH_INBAND_AUTO_NEG_BYPASS_BIT)
|
|
|
|
#define ETH_INBAND_AUTO_NEG_START_BIT 8
|
|
#define ETH_INBAND_AUTO_NEG_START_MASK (1<<ETH_INBAND_AUTO_NEG_START_BIT)
|
|
|
|
#define ETH_PORT_TYPE_BIT 11
|
|
#define ETH_PORT_TYPE_1000BasedX_MASK (1<<ETH_PORT_TYPE_BIT)
|
|
|
|
#define ETH_SGMII_MODE_BIT 12
|
|
#define ETH_1000BaseX_MODE_MASK (0<<ETH_SGMII_MODE_BIT)
|
|
#define ETH_SGMII_MODE_MASK (1<<ETH_SGMII_MODE_BIT)
|
|
|
|
#define ETH_MGMII_MODE_BIT 13
|
|
|
|
#define ETH_EN_MII_ODD_PRE_BIT 22
|
|
#define ETH_EN_MII_ODD_PRE_MASK (1<<ETH_EN_MII_ODD_PRE_BIT)
|
|
|
|
/* BITs of SDMA Descriptor Command/Status field */
|
|
#if defined(MV_CPU_BE)
|
|
typedef struct _ethRxDesc
|
|
{
|
|
MV_U16 byteCnt ; /* Descriptor buffer byte count */
|
|
MV_U16 bufSize ; /* Buffer size */
|
|
MV_U32 cmdSts ; /* Descriptor command status */
|
|
MV_U32 nextDescPtr; /* Next descriptor pointer */
|
|
MV_U32 bufPtr ; /* Descriptor buffer pointer */
|
|
MV_ULONG returnInfo ; /* User resource return information */
|
|
} ETH_RX_DESC;
|
|
|
|
typedef struct _ethTxDesc
|
|
{
|
|
MV_U16 byteCnt ; /* Descriptor buffer byte count */
|
|
MV_U16 L4iChk ; /* CPU provided TCP Checksum */
|
|
MV_U32 cmdSts ; /* Descriptor command status */
|
|
MV_U32 nextDescPtr; /* Next descriptor pointer */
|
|
MV_U32 bufPtr ; /* Descriptor buffer pointer */
|
|
MV_ULONG returnInfo ; /* User resource return information */
|
|
MV_U8* alignBufPtr; /* Pointer to 8 byte aligned buffer */
|
|
} ETH_TX_DESC;
|
|
|
|
#elif defined(MV_CPU_LE)
|
|
|
|
typedef struct _ethRxDesc
|
|
{
|
|
MV_U32 cmdSts ; /* Descriptor command status */
|
|
MV_U16 bufSize ; /* Buffer size */
|
|
MV_U16 byteCnt ; /* Descriptor buffer byte count */
|
|
MV_U32 bufPtr ; /* Descriptor buffer pointer */
|
|
MV_U32 nextDescPtr; /* Next descriptor pointer */
|
|
MV_ULONG returnInfo ; /* User resource return information */
|
|
} ETH_RX_DESC;
|
|
|
|
typedef struct _ethTxDesc
|
|
{
|
|
MV_U32 cmdSts ; /* Descriptor command status */
|
|
MV_U16 L4iChk ; /* CPU provided TCP Checksum */
|
|
MV_U16 byteCnt ; /* Descriptor buffer byte count */
|
|
MV_U32 bufPtr ; /* Descriptor buffer pointer */
|
|
MV_U32 nextDescPtr; /* Next descriptor pointer */
|
|
MV_ULONG returnInfo ; /* User resource return information */
|
|
MV_U8* alignBufPtr; /* Pointer to 32 byte aligned buffer */
|
|
} ETH_TX_DESC;
|
|
|
|
#else
|
|
#error "MV_CPU_BE or MV_CPU_LE must be defined"
|
|
#endif /* MV_CPU_BE || MV_CPU_LE */
|
|
|
|
/* Buffer offset from buffer pointer */
|
|
#define ETH_RX_BUF_OFFSET 0x2
|
|
|
|
|
|
/* Tx & Rx descriptor bits */
|
|
#define ETH_ERROR_SUMMARY_BIT 0
|
|
#define ETH_ERROR_SUMMARY_MASK (1<<ETH_ERROR_SUMMARY_BIT)
|
|
|
|
#define ETH_BUFFER_OWNER_BIT 31
|
|
#define ETH_BUFFER_OWNED_BY_DMA (1<<ETH_BUFFER_OWNER_BIT)
|
|
#define ETH_BUFFER_OWNED_BY_HOST (0<<ETH_BUFFER_OWNER_BIT)
|
|
|
|
/* Tx descriptor bits */
|
|
#define ETH_TX_ERROR_CODE_OFFSET 1
|
|
#define ETH_TX_ERROR_CODE_MASK (3<<ETH_TX_ERROR_CODE_OFFSET)
|
|
#define ETH_TX_LATE_COLLISION_ERROR (0<<ETH_TX_ERROR_CODE_OFFSET)
|
|
#define ETH_TX_UNDERRUN_ERROR (1<<ETH_TX_ERROR_CODE_OFFSET)
|
|
#define ETH_TX_EXCESSIVE_COLLISION_ERROR (2<<ETH_TX_ERROR_CODE_OFFSET)
|
|
|
|
#define ETH_TX_LLC_SNAP_FORMAT_BIT 9
|
|
#define ETH_TX_LLC_SNAP_FORMAT_MASK (1<<ETH_TX_LLC_SNAP_FORMAT_BIT)
|
|
|
|
#define ETH_TX_IP_FRAG_BIT 10
|
|
#define ETH_TX_IP_FRAG_MASK (1<<ETH_TX_IP_FRAG_BIT)
|
|
#define ETH_TX_IP_FRAG (0<<ETH_TX_IP_FRAG_BIT)
|
|
#define ETH_TX_IP_NO_FRAG (1<<ETH_TX_IP_FRAG_BIT)
|
|
|
|
#define ETH_TX_IP_HEADER_LEN_OFFSET 11
|
|
#define ETH_TX_IP_HEADER_LEN_ALL_MASK (0xF<<ETH_TX_IP_HEADER_LEN_OFFSET)
|
|
#define ETH_TX_IP_HEADER_LEN_MASK(len) ((len)<<ETH_TX_IP_HEADER_LEN_OFFSET)
|
|
|
|
#define ETH_TX_VLAN_TAGGED_FRAME_BIT 15
|
|
#define ETH_TX_VLAN_TAGGED_FRAME_MASK (1<<ETH_TX_VLAN_TAGGED_FRAME_BIT)
|
|
|
|
#define ETH_TX_L4_TYPE_BIT 16
|
|
#define ETH_TX_L4_TCP_TYPE (0<<ETH_TX_L4_TYPE_BIT)
|
|
#define ETH_TX_L4_UDP_TYPE (1<<ETH_TX_L4_TYPE_BIT)
|
|
|
|
#define ETH_TX_GENERATE_L4_CHKSUM_BIT 17
|
|
#define ETH_TX_GENERATE_L4_CHKSUM_MASK (1<<ETH_TX_GENERATE_L4_CHKSUM_BIT)
|
|
|
|
#define ETH_TX_GENERATE_IP_CHKSUM_BIT 18
|
|
#define ETH_TX_GENERATE_IP_CHKSUM_MASK (1<<ETH_TX_GENERATE_IP_CHKSUM_BIT)
|
|
|
|
#define ETH_TX_ZERO_PADDING_BIT 19
|
|
#define ETH_TX_ZERO_PADDING_MASK (1<<ETH_TX_ZERO_PADDING_BIT)
|
|
|
|
#define ETH_TX_LAST_DESC_BIT 20
|
|
#define ETH_TX_LAST_DESC_MASK (1<<ETH_TX_LAST_DESC_BIT)
|
|
|
|
#define ETH_TX_FIRST_DESC_BIT 21
|
|
#define ETH_TX_FIRST_DESC_MASK (1<<ETH_TX_FIRST_DESC_BIT)
|
|
|
|
#define ETH_TX_GENERATE_CRC_BIT 22
|
|
#define ETH_TX_GENERATE_CRC_MASK (1<<ETH_TX_GENERATE_CRC_BIT)
|
|
|
|
#define ETH_TX_ENABLE_INTERRUPT_BIT 23
|
|
#define ETH_TX_ENABLE_INTERRUPT_MASK (1<<ETH_TX_ENABLE_INTERRUPT_BIT)
|
|
|
|
#define ETH_TX_AUTO_MODE_BIT 30
|
|
#define ETH_TX_AUTO_MODE_MASK (1<<ETH_TX_AUTO_MODE_BIT)
|
|
|
|
/* Rx descriptor bits */
|
|
#define ETH_RX_ERROR_CODE_OFFSET 1
|
|
#define ETH_RX_ERROR_CODE_MASK (3<<ETH_RX_ERROR_CODE_OFFSET)
|
|
#define ETH_RX_CRC_ERROR (0<<ETH_RX_ERROR_CODE_OFFSET)
|
|
#define ETH_RX_OVERRUN_ERROR (1<<ETH_RX_ERROR_CODE_OFFSET)
|
|
#define ETH_RX_MAX_FRAME_LEN_ERROR (2<<ETH_RX_ERROR_CODE_OFFSET)
|
|
#define ETH_RX_RESOURCE_ERROR (3<<ETH_RX_ERROR_CODE_OFFSET)
|
|
|
|
#define ETH_RX_L4_CHECKSUM_OFFSET 3
|
|
#define ETH_RX_L4_CHECKSUM_MASK (0xffff<<ETH_RX_L4_CHECKSUM_OFFSET)
|
|
|
|
#define ETH_RX_VLAN_TAGGED_FRAME_BIT 19
|
|
#define ETH_RX_VLAN_TAGGED_FRAME_MASK (1<<ETH_RX_VLAN_TAGGED_FRAME_BIT)
|
|
|
|
#define ETH_RX_BPDU_FRAME_BIT 20
|
|
#define ETH_RX_BPDU_FRAME_MASK (1<<ETH_RX_BPDU_FRAME_BIT)
|
|
|
|
#define ETH_RX_L4_TYPE_OFFSET 21
|
|
#define ETH_RX_L4_TYPE_MASK (3<<ETH_RX_L4_TYPE_OFFSET)
|
|
#define ETH_RX_L4_TCP_TYPE (0<<ETH_RX_L4_TYPE_OFFSET)
|
|
#define ETH_RX_L4_UDP_TYPE (1<<ETH_RX_L4_TYPE_OFFSET)
|
|
#define ETH_RX_L4_OTHER_TYPE (2<<ETH_RX_L4_TYPE_OFFSET)
|
|
|
|
#define ETH_RX_NOT_LLC_SNAP_FORMAT_BIT 23
|
|
#define ETH_RX_NOT_LLC_SNAP_FORMAT_MASK (1<<ETH_RX_NOT_LLC_SNAP_FORMAT_BIT)
|
|
|
|
#define ETH_RX_IP_FRAME_TYPE_BIT 24
|
|
#define ETH_RX_IP_FRAME_TYPE_MASK (1<<ETH_RX_IP_FRAME_TYPE_BIT)
|
|
|
|
#define ETH_RX_IP_HEADER_OK_BIT 25
|
|
#define ETH_RX_IP_HEADER_OK_MASK (1<<ETH_RX_IP_HEADER_OK_BIT)
|
|
|
|
#define ETH_RX_LAST_DESC_BIT 26
|
|
#define ETH_RX_LAST_DESC_MASK (1<<ETH_RX_LAST_DESC_BIT)
|
|
|
|
#define ETH_RX_FIRST_DESC_BIT 27
|
|
#define ETH_RX_FIRST_DESC_MASK (1<<ETH_RX_FIRST_DESC_BIT)
|
|
|
|
#define ETH_RX_UNKNOWN_DA_BIT 28
|
|
#define ETH_RX_UNKNOWN_DA_MASK (1<<ETH_RX_UNKNOWN_DA_BIT)
|
|
|
|
#define ETH_RX_ENABLE_INTERRUPT_BIT 29
|
|
#define ETH_RX_ENABLE_INTERRUPT_MASK (1<<ETH_RX_ENABLE_INTERRUPT_BIT)
|
|
|
|
#define ETH_RX_L4_CHECKSUM_OK_BIT 30
|
|
#define ETH_RX_L4_CHECKSUM_OK_MASK (1<<ETH_RX_L4_CHECKSUM_OK_BIT)
|
|
|
|
/* Rx descriptor bufSize field */
|
|
#define ETH_RX_IP_FRAGMENTED_FRAME_BIT 2
|
|
#define ETH_RX_IP_FRAGMENTED_FRAME_MASK (1<<ETH_RX_IP_FRAGMENTED_FRAME_BIT)
|
|
|
|
#define ETH_RX_BUFFER_MASK 0xFFF8
|
|
|
|
|
|
/* Ethernet Cause Register BITs */
|
|
#define ETH_CAUSE_RX_READY_SUM_BIT 0
|
|
#define ETH_CAUSE_EXTEND_BIT 1
|
|
|
|
#define ETH_CAUSE_RX_READY_OFFSET 2
|
|
#define ETH_CAUSE_RX_READY_BIT(queue) (ETH_CAUSE_RX_READY_OFFSET + (queue))
|
|
#define ETH_CAUSE_RX_READY_MASK(queue) (1 << (ETH_CAUSE_RX_READY_BIT(queue)))
|
|
|
|
#define ETH_CAUSE_RX_ERROR_SUM_BIT 10
|
|
#define ETH_CAUSE_RX_ERROR_OFFSET 11
|
|
#define ETH_CAUSE_RX_ERROR_BIT(queue) (ETH_CAUSE_RX_ERROR_OFFSET + (queue))
|
|
#define ETH_CAUSE_RX_ERROR_MASK(queue) (1 << (ETH_CAUSE_RX_ERROR_BIT(queue)))
|
|
|
|
#define ETH_CAUSE_TX_END_BIT 19
|
|
#define ETH_CAUSE_SUM_BIT 31
|
|
|
|
/* Ethernet Cause Extended Register BITs */
|
|
#define ETH_CAUSE_TX_BUF_OFFSET 0
|
|
#define ETH_CAUSE_TX_BUF_BIT(queue) (ETH_CAUSE_TX_BUF_OFFSET + (queue))
|
|
#define ETH_CAUSE_TX_BUF_MASK(queue) (1 << (ETH_CAUSE_TX_BUF_BIT(queue)))
|
|
|
|
#define ETH_CAUSE_TX_ERROR_OFFSET 8
|
|
#define ETH_CAUSE_TX_ERROR_BIT(queue) (ETH_CAUSE_TX_ERROR_OFFSET + (queue))
|
|
#define ETH_CAUSE_TX_ERROR_MASK(queue) (1 << (ETH_CAUSE_TX_ERROR_BIT(queue)))
|
|
|
|
#define ETH_CAUSE_PHY_STATUS_CHANGE_BIT 16
|
|
#define ETH_CAUSE_RX_OVERRUN_BIT 18
|
|
#define ETH_CAUSE_TX_UNDERRUN_BIT 19
|
|
#define ETH_CAUSE_LINK_STATE_CHANGE_BIT 20
|
|
#define ETH_CAUSE_INTERNAL_ADDR_ERR_BIT 23
|
|
#define ETH_CAUSE_EXTEND_SUM_BIT 31
|
|
|
|
/* Marvell Header Register */
|
|
/* Marvell Header register bits */
|
|
#define ETH_MVHDR_EN_BIT 0
|
|
#define ETH_MVHDR_EN_MASK (1 << ETH_MVHDR_EN_BIT)
|
|
|
|
#define ETH_MVHDR_DAPREFIX_BIT 1
|
|
#define ETH_MVHDR_DAPREFIX_MASK (0x3 << ETH_MVHDR_DAPREFIX_BIT)
|
|
#define ETH_MVHDR_DAPREFIX_PRI_1_2 (0x1 << ETH_MVHDR_DAPREFIX_BIT)
|
|
#define ETH_MVHDR_DAPREFIX_DBNUM_PRI (0x2 << ETH_MVHDR_DAPREFIX_BIT)
|
|
#define ETH_MVHDR_DAPREFIX_SPID_PRI (0x3 << ETH_MVHDR_DAPREFIX_BIT)
|
|
|
|
#define ETH_MVHDR_MHMASK_BIT 8
|
|
#define ETH_MVHDR_MHMASK_MASK (0x3 << ETH_MVHDR_MHMASK_BIT)
|
|
#define ETH_MVHDR_MHMASK_8_QUEUE (0x0 << ETH_MVHDR_MHMASK_BIT)
|
|
#define ETH_MVHDR_MHMASK_4_QUEUE (0x1 << ETH_MVHDR_MHMASK_BIT)
|
|
#define ETH_MVHDR_MHMASK_2_QUEUE (0x3 << ETH_MVHDR_MHMASK_BIT)
|
|
|
|
|
|
/* Relevant for 6183 ONLY */
|
|
#define ETH_UNIT_PORTS_PADS_CALIB_0_REG (MV_ETH_REG_BASE(0) + 0x0A0)
|
|
#define ETH_UNIT_PORTS_PADS_CALIB_1_REG (MV_ETH_REG_BASE(0) + 0x0A4)
|
|
#define ETH_UNIT_PORTS_PADS_CALIB_2_REG (MV_ETH_REG_BASE(0) + 0x0A8)
|
|
/* Ethernet Unit Ports Pads Calibration_REG (ETH_UNIT_PORTS_PADS_CALIB_x_REG) */
|
|
#define ETH_ETHERNET_PAD_CLIB_DRVN_OFFS 0
|
|
#define ETH_ETHERNET_PAD_CLIB_DRVN_MASK (0x1F << ETH_ETHERNET_PAD_CLIB_DRVN_OFFS)
|
|
|
|
#define ETH_ETHERNET_PAD_CLIB_DRVP_OFFS 5
|
|
#define ETH_ETHERNET_PAD_CLIB_DRVP_MASK (0x1F << ETH_ETHERNET_PAD_CLIB_DRVP_OFFS)
|
|
|
|
#define ETH_ETHERNET_PAD_CLIB_TUNEEN_OFFS 16
|
|
#define ETH_ETHERNET_PAD_CLIB_TUNEEN_MASK (0x1 << ETH_ETHERNET_PAD_CLIB_TUNEEN_OFFS)
|
|
|
|
#define ETH_ETHERNET_PAD_CLIB_LOCKN_OFFS 17
|
|
#define ETH_ETHERNET_PAD_CLIB_LOCKN_MASK (0x1F << ETH_ETHERNET_PAD_CLIB_LOCKN_OFFS)
|
|
|
|
#define ETH_ETHERNET_PAD_CLIB_OFFST_OFFS 24
|
|
#define ETH_ETHERNET_PAD_CLIB_OFFST_MASK (0x1F << ETH_ETHERNET_PAD_CLIB_OFFST_OFFS)
|
|
|
|
#define ETH_ETHERNET_PAD_CLIB_WR_EN_OFFS 31
|
|
#define ETH_ETHERNET_PAD_CLIB_WR_EN_MASK (0x1 << ETH_ETHERNET_PAD_CLIB_WR_EN_OFFS)
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif /* __cplusplus */
|
|
|
|
#endif /* __INCmvEthRegsh */
|