ispprog/ispprog.c

599 lines
10 KiB
C
Raw Normal View History

2006-05-05 19:02:04 +02:00
#include <avr/io.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
2006-05-07 15:22:11 +02:00
#include <avr/interrupt.h>
2006-05-05 19:02:04 +02:00
#define F_CPU 7372800
#define BAUDRATE 115200
#define UART_CALC_BAUDRATE(baudRate) (((uint32_t)F_CPU) / (((uint32_t)baudRate)*16) -1)
2006-05-06 22:55:42 +02:00
// needs F_CPU
#include <util/delay.h>
#define LED_OFF 0x00
#define LED_ON 0x01
2006-05-07 15:22:11 +02:00
#define LED_FAST 0x02
#define LED_SLOW 0x03
2006-05-06 22:55:42 +02:00
struct {
uint8_t id; // device id
uint8_t pagemask; // bitmask of one flash-page
uint8_t pollcode; // value of an empty flash-cell
} devices[] = {
{ 0x20, 0x00, 0x7F }, // at90s2313 (no paging, reads 0x7F back)
{ 0x38, 0x00, 0x7F }, // at90s8515 (no paging, reads 0x7F back)
{ 0x43, 0x7F, 0xFF }, // mega128 (128 words/page)
{ 0x74, 0x3F, 0xFF }, // mega16 (64 words/page)
{ 0x00, 0x00, 0x00 },
};
uint16_t lastaddr = 0;
uint8_t lastcmd = 0, lastval = 0, pollcode = 0xFF;
uint8_t page_buf[256];
2006-05-07 15:22:11 +02:00
ISR(SIG_INPUT_CAPTURE1)
{
// toggle LED
PORTB ^= (1<<PORTB3);
}
/* Send one byte to PC */
2006-05-06 22:55:42 +02:00
void ser_send(uint8_t data)
2006-05-05 19:02:04 +02:00
{
2006-05-06 22:55:42 +02:00
loop_until_bit_is_set(UCSRA, UDRIE);
2006-05-05 19:02:04 +02:00
UDR = data;
}
2006-05-07 15:22:11 +02:00
/* Receive one byte from PC */
2006-05-06 22:55:42 +02:00
uint8_t ser_recv(void)
2006-05-05 19:02:04 +02:00
{
loop_until_bit_is_set(UCSRA, RXC);
return UDR;
}
2006-05-07 15:22:11 +02:00
/* Check if receiver ready */
2006-05-06 22:55:42 +02:00
uint8_t ser_recv_ready(void)
{
return bit_is_set(UCSRA, RXC);
}
2006-05-07 15:22:11 +02:00
/* Send one byte to target, and return received one */
2006-05-06 22:55:42 +02:00
uint8_t spi_rxtx(uint8_t val)
{
SPDR = val;
loop_until_bit_is_set(SPSR, SPIF);
return SPDR;
}
2006-05-07 15:22:11 +02:00
/* Set LED mode */
2006-05-06 22:55:42 +02:00
void led_mode(uint8_t mode)
{
static uint8_t oldmode = LED_OFF;
if (mode == oldmode) {
return;
} else if (mode == LED_ON) {
2006-05-07 15:22:11 +02:00
TCCR1B = 0x00;
2006-05-06 22:55:42 +02:00
PORTB &= ~(1<<PORTB3);
} else if (mode == LED_OFF) {
2006-05-07 15:22:11 +02:00
TCCR1B = 0x00;
2006-05-06 22:55:42 +02:00
PORTB |= (1<<PORTB3);
2006-05-07 15:22:11 +02:00
} else if (mode == LED_FAST) {
// 100ms reload
ICR1H = 0x2D;
ICR1L = 0x00;
// timer1 prescaler 64, CTC mode via Input Capture
TCCR1B = (1<<WGM13) | (1<<WGM12) | (1<<CS11) | (1<<CS10);
} else if (mode == LED_SLOW) {
// 250ms reload
ICR1H = 0x70;
ICR1L = 0x80;
// timer1 prescaler 64, CTC mode via Input Capture
TCCR1B = (1<<WGM13) | (1<<WGM12) | (1<<CS11) | (1<<CS10);
2006-05-06 22:55:42 +02:00
}
oldmode = mode;
}
2006-05-07 15:22:11 +02:00
/* Control reset and SPI lines */
2006-05-06 22:55:42 +02:00
void set_reset(uint8_t mode)
{
// set reset high, make SCK & MOSI inputs
if (mode) {
PORTB |= (1<<PORTB1);
DDRB &= ~((1<<PORTB7) | (1<<PORTB5));
// set reset low, make SCK & MOSI outputs
} else {
PORTB &= ~(1<<PORTB1);
DDRB |= ((1<<PORTB7) | (1<<PORTB5));
}
2006-05-07 15:22:11 +02:00
// wait 50ms
2006-05-06 22:55:42 +02:00
_delay_ms(25);
_delay_ms(25);
}
2006-05-07 15:22:11 +02:00
/*
* writes a byte to target flash/eeprom
* remeber the values for polling
*/
2006-05-06 22:55:42 +02:00
void mem_write(uint8_t cmd, uint16_t addr, uint8_t val)
{
spi_rxtx(cmd);
spi_rxtx(addr >> 8);
spi_rxtx(addr & 0xFF);
spi_rxtx(val);
lastcmd = cmd;
lastaddr = addr;
lastval = val;
}
2006-05-07 15:22:11 +02:00
/* read a byte from target flash/eeprom */
2006-05-06 22:55:42 +02:00
uint8_t mem_read(uint8_t cmd, uint16_t addr)
{
spi_rxtx(cmd);
spi_rxtx(addr >> 8);
spi_rxtx(addr & 0xFF);
return spi_rxtx(0x00);
}
2006-05-07 15:22:11 +02:00
/* wait until byte/page is written to target memory */
2006-05-06 22:55:42 +02:00
void poll(void)
{
uint8_t cmd, val, poll = 0xFF;
if (lastcmd == 0xC0) {
// we can not poll, wait default value
if (lastval == pollcode || lastval == 0x7F || lastval == 0x80) {
_delay_ms(10);
return;
}
cmd = 0xA0;
} else {
// we can not poll, wait default value
if (lastval == pollcode) {
_delay_ms(10);
return;
}
cmd = (lastcmd & 0x08) | 0x20;
}
2006-05-07 15:22:11 +02:00
/* read until we get correct value */
2006-05-06 22:55:42 +02:00
do {
val = mem_read(cmd, lastaddr);
} while ((val != lastval) && poll--);
}
2006-05-05 19:02:04 +02:00
int main(void)
{
2006-05-06 22:55:42 +02:00
uint16_t addr = 0;
uint8_t device = 0, pagemask = 0;
// reset & activity as outputs, pullup SlaveSelect
PORTB = (1<<PORTB1) | (1<<PORTB3) | (1<<PORTB4);
2006-05-05 19:02:04 +02:00
DDRB = (1<<PORTB1) | (1<<PORTB3);
// Set baud rate
UBRRH = (UART_CALC_BAUDRATE(BAUDRATE)>>8) & 0xFF;
UBRRL = (UART_CALC_BAUDRATE(BAUDRATE) & 0xFF);
2006-05-06 22:55:42 +02:00
// enable rx/tx, 8n1
2006-05-05 19:02:04 +02:00
UCSRB = (1<<TXEN) | (1<<RXEN);
UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0);
2006-05-07 15:22:11 +02:00
// SPI enabled, Master mode, F_OSC/4
2006-05-06 22:55:42 +02:00
SPCR = (1<<SPE) | (1<<MSTR);
2006-05-07 15:22:11 +02:00
// enable timer1 input capture interrupt (CTC hit)
TIMSK = (1<<TICIE1);
sei();
2006-05-06 22:55:42 +02:00
// disable reset
set_reset(1);
2006-05-05 19:02:04 +02:00
while (1) {
2006-05-06 22:55:42 +02:00
uint8_t pulse = 0;
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
while (!ser_recv_ready()) {
2006-05-07 15:22:11 +02:00
// reset the target
2006-05-06 22:55:42 +02:00
if (PIND & (1<<PIND3)) {
if (!pulse) {
led_mode(LED_ON);
set_reset(0);
set_reset(1);
led_mode(LED_OFF);
pulse = 1;
}
} else {
pulse = 0;
}
}
switch (ser_recv()) {
2006-05-05 19:02:04 +02:00
// Enter programming mode
2006-05-07 15:22:11 +02:00
case 'P': {
2006-05-06 22:55:42 +02:00
uint8_t sync, count = 0x20;
led_mode(LED_ON);
do {
set_reset(1);
set_reset(0);
spi_rxtx(0xAC);
spi_rxtx(0x53);
sync = spi_rxtx(0x00);
spi_rxtx(0x00);
} while (sync != 0x53 && count--);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
// Autoincrement address
2006-05-07 15:22:11 +02:00
case 'a':
2006-05-06 22:55:42 +02:00
ser_send('Y');
2006-05-05 19:02:04 +02:00
break;
// Set address
2006-05-07 15:22:11 +02:00
case 'A':
2006-05-06 22:55:42 +02:00
addr = (ser_recv() << 8);
addr |= ser_recv();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Write program memory, low byte
2006-05-07 15:22:11 +02:00
case 'c':
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
mem_write(0x40, addr, ser_recv());
2006-05-07 15:22:11 +02:00
// poll on byte addressed targets
2006-05-06 22:55:42 +02:00
if (!pagemask)
poll();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Write program memory, high byte
2006-05-07 15:22:11 +02:00
case 'C':
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
mem_write(0x48, addr, ser_recv());
2006-05-07 15:22:11 +02:00
// poll on byte addressed targets
2006-05-06 22:55:42 +02:00
if (!pagemask)
poll();
addr++;
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Issue Page Write
2006-05-07 15:22:11 +02:00
case 'm':
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
spi_rxtx(0x4C);
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
poll();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Read Lock Bits
2006-05-07 15:22:11 +02:00
case 'r':
2006-05-06 22:55:42 +02:00
ser_send(mem_read(0x58, 0x0000));
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Read program memory
2006-05-07 15:22:11 +02:00
case 'R':
led_mode(LED_SLOW);
2006-05-06 22:55:42 +02:00
ser_send(mem_read(0x28, addr));
ser_send(mem_read(0x20, addr));
addr++;
2006-05-05 19:02:04 +02:00
break;
// Read data memory
2006-05-07 15:22:11 +02:00
case 'd':
led_mode(LED_SLOW);
2006-05-06 22:55:42 +02:00
ser_send(mem_read(0xA0, addr));
addr++;
break;
// Write data memory
2006-05-07 15:22:11 +02:00
case 'D':
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
mem_write(0xC0, addr, ser_recv());
poll();
addr++;
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Chip erase
2006-05-07 15:22:11 +02:00
case 'e':
2006-05-06 22:55:42 +02:00
spi_rxtx(0xAC);
spi_rxtx(0x80);
spi_rxtx(0x00);
spi_rxtx(0x00);
_delay_ms(25);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Write lock bits
2006-05-07 15:22:11 +02:00
// TODO: not implemented
2006-05-05 19:02:04 +02:00
case 'l':
2006-05-06 22:55:42 +02:00
ser_recv();
ser_send('\r');
break;
// Read fuse bits
2006-05-07 15:22:11 +02:00
case 'F':
2006-05-06 22:55:42 +02:00
spi_rxtx(0x50);
spi_rxtx(0x00);
spi_rxtx(0x00);
ser_send(spi_rxtx(0x00));
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Return High Fusebits
2006-05-07 15:22:11 +02:00
case 'N':
2006-05-06 22:55:42 +02:00
spi_rxtx(0x58);
spi_rxtx(0x08);
spi_rxtx(0x00);
ser_send(spi_rxtx(0x00));
break;
// Return extendet Fusebits
2006-05-07 15:22:11 +02:00
case 'Q':
2006-05-06 22:55:42 +02:00
spi_rxtx(0x50);
spi_rxtx(0x08);
spi_rxtx(0x00);
ser_send(spi_rxtx(0x00));
break;
2006-05-05 19:02:04 +02:00
// Leave programming mode
2006-05-07 15:22:11 +02:00
case 'L':
2006-05-06 22:55:42 +02:00
// Exit
2006-05-07 15:22:11 +02:00
case 'E':
2006-05-06 22:55:42 +02:00
set_reset(1);
led_mode(LED_OFF);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
// Select device type
2006-05-07 15:22:11 +02:00
case 'T': {
2006-05-06 22:55:42 +02:00
uint8_t val, i = 0;
val = ser_recv();
do {
if (val == devices[i].id) {
device = val;
pagemask = devices[i].pagemask;
pollcode = devices[i].pollcode;
break;
}
} while (devices[i++].id);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
// Read signature bytes
2006-05-07 15:22:11 +02:00
case 's': {
2006-05-06 22:55:42 +02:00
uint8_t i = 2;
do {
spi_rxtx(0x30);
spi_rxtx(0x00);
spi_rxtx(i);
ser_send(spi_rxtx(0x00));
} while (i--);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
// Return supported device codes
2006-05-07 15:22:11 +02:00
case 't': {
2006-05-06 22:55:42 +02:00
uint8_t val, i = 0;
do {
val = devices[i++].id;
ser_send(val);
} while (val);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
// Return software identifier
2006-05-07 15:22:11 +02:00
case 'S':
2006-05-06 22:55:42 +02:00
ser_send('A');
ser_send('V');
ser_send('R');
ser_send('-');
ser_send('I');
ser_send('S');
ser_send('P');
2006-05-05 19:02:04 +02:00
break;
// Return software version
2006-05-07 15:22:11 +02:00
case 'V':
2006-05-06 22:55:42 +02:00
ser_send('3');
ser_send('8');
2006-05-05 19:02:04 +02:00
break;
// Return hardware version
2006-05-07 15:22:11 +02:00
case 'v':
2006-05-06 22:55:42 +02:00
ser_send('1');
ser_send('2');
2006-05-05 19:02:04 +02:00
break;
// Return programmer type
2006-05-07 15:22:11 +02:00
case 'p':
2006-05-06 22:55:42 +02:00
ser_send('S');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Set LED
2006-05-07 15:22:11 +02:00
case 'x':
2006-05-06 22:55:42 +02:00
ser_recv();
led_mode(LED_ON);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Clear LED
2006-05-07 15:22:11 +02:00
case 'y':
2006-05-06 22:55:42 +02:00
ser_recv();
led_mode(LED_OFF);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Report Block write Mode
2006-05-07 15:22:11 +02:00
case 'b':
2006-05-06 22:55:42 +02:00
ser_send('Y');
ser_send(sizeof(page_buf) >> 8);
ser_send(sizeof(page_buf) & 0xFF);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Block Write
2006-05-07 15:22:11 +02:00
case 'B': {
2006-05-06 22:55:42 +02:00
uint16_t size, i;
uint8_t type;
2006-05-05 19:02:04 +02:00
2006-05-07 15:22:11 +02:00
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
size = ser_recv() << 8;
size |= ser_recv();
type = ser_recv();
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
for (i = 0; i < size; i++)
page_buf[i] = ser_recv();
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
if (type == 'F') {
for (i = 0; i < size; i += 2) {
mem_write(0x40, addr, page_buf[i]);
mem_write(0x48, addr, page_buf[i+1]);
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
addr++;
2006-05-05 19:02:04 +02:00
2006-05-07 15:22:11 +02:00
// page write on page-boundry
2006-05-06 22:55:42 +02:00
if ((addr & pagemask) == 0x00) {
spi_rxtx(0x4C);
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
poll();
}
}
// last page
if (size != sizeof(page_buf)) {
2006-05-07 15:22:11 +02:00
spi_rxtx(0x4C);
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
2006-05-06 22:55:42 +02:00
2006-05-07 15:22:11 +02:00
poll();
2006-05-06 22:55:42 +02:00
}
} else if (type == 'E') {
for (i = 0; i < size; i++) {
mem_write(0xC0, addr, page_buf[i]);
poll();
addr++;
}
}
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
// Block Read
2006-05-07 15:22:11 +02:00
case 'g': {
2006-05-06 22:55:42 +02:00
uint16_t size, i;
uint8_t type;
2006-05-07 15:22:11 +02:00
led_mode(LED_SLOW);
2006-05-06 22:55:42 +02:00
size = ser_recv() << 8;
size |= ser_recv();
type = ser_recv();
if (type == 'F') {
for (i = 0; i < size; i += 2) {
ser_send(mem_read(0x20, addr));
ser_send(mem_read(0x28, addr));
addr++;
}
} else if (type == 'E') {
for (i = 0; i < size; i++) {
ser_send(mem_read(0xA0, addr));
addr++;
}
}
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
// Write fuse bits
2006-05-07 15:22:11 +02:00
// TODO: implement
2006-05-05 19:02:04 +02:00
case 'f':
2006-05-06 22:55:42 +02:00
ser_recv();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
// Universial command
2006-05-07 15:22:11 +02:00
case ':': {
2006-05-06 22:55:42 +02:00
uint8_t val[3];
val[0] = ser_recv();
val[1] = ser_recv();
val[2] = ser_recv();
spi_rxtx(val[0]);
spi_rxtx(val[1]);
ser_send(spi_rxtx(val[2]));
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
_delay_ms(25);
ser_send('\r');
break;
}
// New universal command
2006-05-07 15:22:11 +02:00
case '.': {
2006-05-06 22:55:42 +02:00
uint8_t val[4];
val[0] = ser_recv();
val[1] = ser_recv();
val[2] = ser_recv();
val[3] = ser_recv();
spi_rxtx(val[0]);
spi_rxtx(val[1]);
spi_rxtx(val[2]);
ser_send(spi_rxtx(val[3]));
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
_delay_ms(25);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2006-05-07 15:22:11 +02:00
// ESC
2006-05-05 19:02:04 +02:00
case 0x1B:
break;
default:
2006-05-06 22:55:42 +02:00
ser_send('?');
2006-05-05 19:02:04 +02:00
break;
}
}
return 0;
}