124 lines
4.0 KiB
C
124 lines
4.0 KiB
C
|
/*
|
||
|
* (C) Copyright 2005
|
||
|
* Greg Ungerer <greg.ungerer@opengear.com>.
|
||
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||
|
*
|
||
|
* See file CREDITS for list of people who contributed to this
|
||
|
* project.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
* MA 02111-1307 USA
|
||
|
*/
|
||
|
#ifndef __CONFIG_H
|
||
|
#define __CONFIG_H
|
||
|
|
||
|
/*
|
||
|
* High Level Configuration Options
|
||
|
* (easy to change)
|
||
|
*/
|
||
|
#define CONFIG_KS8695 1 /* it is a KS8695 CPU */
|
||
|
#define CONFIG_CM41xx 1 /* it is an OpenGear CM41xx boad */
|
||
|
|
||
|
#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
|
||
|
|
||
|
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
|
||
|
#define CONFIG_SETUP_MEMORY_TAGS 1
|
||
|
#define CONFIG_INITRD_TAG 1
|
||
|
|
||
|
#define CONFIG_DRIVER_KS8695ETH /* use KS8695 ethernet driver */
|
||
|
|
||
|
/*
|
||
|
* Size of malloc() pool
|
||
|
*/
|
||
|
#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
|
||
|
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
|
||
|
|
||
|
/*
|
||
|
* Hardware drivers
|
||
|
*/
|
||
|
|
||
|
/*
|
||
|
* select serial console configuration
|
||
|
*/
|
||
|
#define CFG_ENV_IS_NOWHERE
|
||
|
#define CONFIG_SERIAL1
|
||
|
#define CONFIG_CONS_INDEX 1
|
||
|
#define CONFIG_BAUDRATE 115200
|
||
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
||
|
|
||
|
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
||
|
#include <cmd_confdefs.h>
|
||
|
#undef CONFIG_COMMANDS
|
||
|
#define CONFIG_COMMANDS (CONFIG_CMD_DFL & ~(CFG_CMD_NONSTD | CFG_CMD_ENV))
|
||
|
|
||
|
#define CONFIG_BOOTDELAY 0
|
||
|
#define CONFIG_BOOTARGS "mem=32M console=ttyAM0,115200"
|
||
|
#define CONFIG_BOOTCOMMAND "gofsk 0x02200000"
|
||
|
|
||
|
/*
|
||
|
* Miscellaneous configurable options
|
||
|
*/
|
||
|
#define CFG_LONGHELP /* undef to save memory */
|
||
|
#define CFG_PROMPT "boot > " /* Monitor Command Prompt */
|
||
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
||
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
||
|
#define CFG_MAXARGS 16 /* max number of command args */
|
||
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
||
|
|
||
|
#define CFG_MEMTEST_START 0x00800000 /* memtest works on */
|
||
|
#define CFG_MEMTEST_END 0x01000000 /* 16 MB in DRAM */
|
||
|
|
||
|
#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
|
||
|
|
||
|
#define CFG_LOAD_ADDR 0x00008000 /* default load address */
|
||
|
|
||
|
#define CFG_HZ (1000) /* 1ms resolution ticks */
|
||
|
|
||
|
/*-----------------------------------------------------------------------
|
||
|
* Stack sizes
|
||
|
*
|
||
|
* The stack sizes are set up in start.S using the settings below
|
||
|
*/
|
||
|
#define CONFIG_STACKSIZE (128*1024) /* regular stack */
|
||
|
#ifdef CONFIG_USE_IRQ
|
||
|
#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
|
||
|
#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
|
||
|
#endif
|
||
|
|
||
|
/*-----------------------------------------------------------------------
|
||
|
* Physical Memory Map
|
||
|
*/
|
||
|
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
|
||
|
#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
|
||
|
#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
|
||
|
|
||
|
#define PHYS_FLASH_1 0x02000000 /* Flash Bank #1 */
|
||
|
#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors (x1) */
|
||
|
#define CFG_FLASH_BASE PHYS_FLASH_1
|
||
|
|
||
|
/*-----------------------------------------------------------------------
|
||
|
* FLASH and environment organization
|
||
|
*/
|
||
|
#define CFG_MAX_FLASH_BANKS 2 /* max number of flash banks */
|
||
|
#define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
|
||
|
|
||
|
/* timeout values are in ticks */
|
||
|
#define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
|
||
|
#define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
|
||
|
|
||
|
#define CFG_ENV_SIZE 0x20000 /* Total Size of Environment */
|
||
|
|
||
|
#endif /* __CONFIG_H */
|