278 lines
8.7 KiB
C
278 lines
8.7 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2004 Arabella Software Ltd.
|
||
|
|
* Yuli Barcohen <yuli@arabellasw.com>
|
||
|
|
*
|
||
|
|
* U-Boot configuration for Embedded Planet EP8248 boards.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __CONFIG_H
|
||
|
|
#define __CONFIG_H
|
||
|
|
|
||
|
|
#define CONFIG_MPC8248
|
||
|
|
#define CPU_ID_STR "MPC8248"
|
||
|
|
|
||
|
|
#define CONFIG_EP8248 /* Embedded Planet EP8248 board */
|
||
|
|
|
||
|
|
#undef DEBUG
|
||
|
|
|
||
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
|
||
|
|
|
||
|
|
/* Allow serial number (serial#) and MAC address (ethaddr) to be overwritten */
|
||
|
|
#define CONFIG_ENV_OVERWRITE
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Select serial console configuration
|
||
|
|
*
|
||
|
|
* If either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then
|
||
|
|
* CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4
|
||
|
|
* for SCC).
|
||
|
|
*/
|
||
|
|
#define CONFIG_CONS_ON_SMC /* Console is on SMC */
|
||
|
|
#undef CONFIG_CONS_ON_SCC /* It's not on SCC */
|
||
|
|
#undef CONFIG_CONS_NONE /* It's not on external UART */
|
||
|
|
#define CONFIG_CONS_INDEX 1 /* SMC1 is used for console */
|
||
|
|
|
||
|
|
#define CFG_BCSR 0xFA000000
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Select ethernet configuration
|
||
|
|
*
|
||
|
|
* If either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected,
|
||
|
|
* then CONFIG_ETHER_INDEX must be set to the channel number (1-4 for
|
||
|
|
* SCC, 1-3 for FCC)
|
||
|
|
*
|
||
|
|
* If CONFIG_ETHER_NONE is defined, then either the ethernet routines
|
||
|
|
* must be defined elsewhere (as for the console), or CFG_CMD_NET must
|
||
|
|
* be removed from CONFIG_COMMANDS to remove support for networking.
|
||
|
|
*/
|
||
|
|
#undef CONFIG_ETHER_ON_SCC /* Ethernet is not on SCC */
|
||
|
|
#define CONFIG_ETHER_ON_FCC /* Ethernet is on FCC */
|
||
|
|
#undef CONFIG_ETHER_NONE /* No external Ethernet */
|
||
|
|
|
||
|
|
#ifdef CONFIG_ETHER_ON_FCC
|
||
|
|
|
||
|
|
#define CONFIG_ETHER_INDEX 1 /* FCC1 is used for Ethernet */
|
||
|
|
|
||
|
|
#if (CONFIG_ETHER_INDEX == 1)
|
||
|
|
|
||
|
|
/* - Rx clock is CLK10
|
||
|
|
* - Tx clock is CLK11
|
||
|
|
* - BDs/buffers on 60x bus
|
||
|
|
* - Full duplex
|
||
|
|
*/
|
||
|
|
#define CFG_CMXFCR_MASK (CMXFCR_FC1 | CMXFCR_RF1CS_MSK | CMXFCR_TF1CS_MSK)
|
||
|
|
#define CFG_CMXFCR_VALUE (CMXFCR_RF1CS_CLK10 | CMXFCR_TF1CS_CLK11)
|
||
|
|
#define CFG_CPMFCR_RAMTYPE 0
|
||
|
|
#define CFG_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
|
||
|
|
|
||
|
|
#elif (CONFIG_ETHER_INDEX == 2)
|
||
|
|
|
||
|
|
/* - Rx clock is CLK13
|
||
|
|
* - Tx clock is CLK14
|
||
|
|
* - BDs/buffers on 60x bus
|
||
|
|
* - Full duplex
|
||
|
|
*/
|
||
|
|
#define CFG_CMXFCR_MASK (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | CMXFCR_TF2CS_MSK)
|
||
|
|
#define CFG_CMXFCR_VALUE (CMXFCR_RF2CS_CLK13 | CMXFCR_TF2CS_CLK14)
|
||
|
|
#define CFG_CPMFCR_RAMTYPE 0
|
||
|
|
#define CFG_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB)
|
||
|
|
|
||
|
|
#endif /* CONFIG_ETHER_INDEX */
|
||
|
|
|
||
|
|
#define CONFIG_MII /* MII PHY management */
|
||
|
|
#define CONFIG_BITBANGMII /* Bit-banged MDIO interface */
|
||
|
|
/*
|
||
|
|
* GPIO pins used for bit-banged MII communications
|
||
|
|
*/
|
||
|
|
#define MDIO_PORT 0 /* Not used - implemented in BCSR */
|
||
|
|
#define MDIO_ACTIVE (*(vu_char *)(CFG_BCSR + 8) &= 0xFB)
|
||
|
|
#define MDIO_TRISTATE (*(vu_char *)(CFG_BCSR + 8) |= 0x04)
|
||
|
|
#define MDIO_READ (*(vu_char *)(CFG_BCSR + 8) & 1)
|
||
|
|
|
||
|
|
#define MDIO(bit) if(bit) *(vu_char *)(CFG_BCSR + 8) |= 0x01; \
|
||
|
|
else *(vu_char *)(CFG_BCSR + 8) &= 0xFE
|
||
|
|
|
||
|
|
#define MDC(bit) if(bit) *(vu_char *)(CFG_BCSR + 8) |= 0x02; \
|
||
|
|
else *(vu_char *)(CFG_BCSR + 8) &= 0xFD
|
||
|
|
|
||
|
|
#define MIIDELAY udelay(1)
|
||
|
|
|
||
|
|
#endif /* CONFIG_ETHER_ON_FCC */
|
||
|
|
|
||
|
|
#ifndef CONFIG_8260_CLKIN
|
||
|
|
#define CONFIG_8260_CLKIN 66000000 /* in Hz */
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CONFIG_BAUDRATE 38400
|
||
|
|
|
||
|
|
#define CONFIG_COMMANDS (CONFIG_CMD_DFL \
|
||
|
|
| CFG_CMD_DHCP \
|
||
|
|
| CFG_CMD_ECHO \
|
||
|
|
| CFG_CMD_I2C \
|
||
|
|
| CFG_CMD_IMMAP \
|
||
|
|
| CFG_CMD_MII \
|
||
|
|
| CFG_CMD_PING \
|
||
|
|
)
|
||
|
|
|
||
|
|
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
||
|
|
#include <cmd_confdefs.h>
|
||
|
|
|
||
|
|
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
|
||
|
|
#define CONFIG_BOOTCOMMAND "bootm FF860000" /* autoboot command */
|
||
|
|
#define CONFIG_BOOTARGS "root=/dev/mtdblock1 rw mtdparts=phys:7M(root),-(root)ro"
|
||
|
|
|
||
|
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||
|
|
#undef CONFIG_KGDB_ON_SMC /* define if kgdb on SMC */
|
||
|
|
#define CONFIG_KGDB_ON_SCC /* define if kgdb on SCC */
|
||
|
|
#undef CONFIG_KGDB_NONE /* define if kgdb on something else */
|
||
|
|
#define CONFIG_KGDB_INDEX 1 /* which serial channel for kgdb */
|
||
|
|
#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port at */
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CONFIG_BZIP2 /* include support for bzip2 compressed images */
|
||
|
|
#undef CONFIG_WATCHDOG /* disable platform specific watchdog */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Miscellaneous configurable options
|
||
|
|
*/
|
||
|
|
#define CFG_HUSH_PARSER
|
||
|
|
#define CFG_PROMPT_HUSH_PS2 "> "
|
||
|
|
#define CFG_LONGHELP /* undef to save memory */
|
||
|
|
#define CFG_PROMPT "=> " /* Monitor Command Prompt */
|
||
|
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||
|
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
||
|
|
#else
|
||
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
||
|
|
#endif
|
||
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
||
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
||
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
||
|
|
|
||
|
|
#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
|
||
|
|
#define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
|
||
|
|
|
||
|
|
#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
||
|
|
|
||
|
|
#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
|
||
|
|
|
||
|
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
|
||
|
|
|
||
|
|
#define CFG_FLASH_BASE 0xFF800000
|
||
|
|
#define CFG_FLASH_CFI
|
||
|
|
#define CFG_FLASH_CFI_DRIVER
|
||
|
|
#define CFG_MAX_FLASH_BANKS 1 /* max num of flash banks */
|
||
|
|
#define CFG_MAX_FLASH_SECT 256 /* max num of sects on one chip */
|
||
|
|
|
||
|
|
#define CFG_DIRECT_FLASH_TFTP
|
||
|
|
|
||
|
|
#if (CONFIG_COMMANDS & CFG_CMD_JFFS2)
|
||
|
|
#define CFG_JFFS2_FIRST_BANK 0
|
||
|
|
#define CFG_JFFS2_NUM_BANKS CFG_MAX_FLASH_BANKS
|
||
|
|
#define CFG_JFFS2_FIRST_SECTOR 0
|
||
|
|
#define CFG_JFFS2_LAST_SECTOR 62
|
||
|
|
#define CFG_JFFS2_SORT_FRAGMENTS
|
||
|
|
#define CFG_JFFS_CUSTOM_PART
|
||
|
|
#endif /* CFG_CMD_JFFS2 */
|
||
|
|
|
||
|
|
#if (CONFIG_COMMANDS & CFG_CMD_I2C)
|
||
|
|
#define CONFIG_HARD_I2C 1 /* To enable I2C support */
|
||
|
|
#define CFG_I2C_SPEED 100000 /* I2C speed */
|
||
|
|
#define CFG_I2C_SLAVE 0x7F /* I2C slave address */
|
||
|
|
#endif /* CFG_CMD_I2C */
|
||
|
|
|
||
|
|
#define CFG_MONITOR_BASE TEXT_BASE
|
||
|
|
#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
|
||
|
|
#define CFG_RAMBOOT
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256KB for Monitor */
|
||
|
|
|
||
|
|
#define CFG_ENV_IS_IN_FLASH
|
||
|
|
|
||
|
|
#ifdef CFG_ENV_IS_IN_FLASH
|
||
|
|
#define CFG_ENV_SECT_SIZE 0x20000
|
||
|
|
#define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
|
||
|
|
#endif /* CFG_ENV_IS_IN_FLASH */
|
||
|
|
|
||
|
|
#define CFG_DEFAULT_IMMR 0x00010000
|
||
|
|
|
||
|
|
#define CFG_IMMR 0xF0000000
|
||
|
|
|
||
|
|
#define CFG_INIT_RAM_ADDR CFG_IMMR
|
||
|
|
#define CFG_INIT_RAM_END 0x2000 /* End of used area in DPRAM */
|
||
|
|
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
|
||
|
|
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
||
|
|
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
|
||
|
|
|
||
|
|
/* Hard reset configuration word */
|
||
|
|
#define CFG_HRCW_MASTER 0x0C40025A /* Not used - provided by FPGA */
|
||
|
|
/* No slaves */
|
||
|
|
#define CFG_HRCW_SLAVE1 0
|
||
|
|
#define CFG_HRCW_SLAVE2 0
|
||
|
|
#define CFG_HRCW_SLAVE3 0
|
||
|
|
#define CFG_HRCW_SLAVE4 0
|
||
|
|
#define CFG_HRCW_SLAVE5 0
|
||
|
|
#define CFG_HRCW_SLAVE6 0
|
||
|
|
#define CFG_HRCW_SLAVE7 0
|
||
|
|
|
||
|
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
||
|
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
||
|
|
|
||
|
|
#define CFG_MALLOC_LEN (4096 << 10) /* Reserve 4 MB for malloc() */
|
||
|
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
||
|
|
|
||
|
|
#define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPUs */
|
||
|
|
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||
|
|
# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define CFG_HID0_INIT 0
|
||
|
|
#define CFG_HID0_FINAL (HID0_ICE | HID0_IFEM | HID0_ABE)
|
||
|
|
|
||
|
|
#define CFG_HID2 0
|
||
|
|
|
||
|
|
#define CFG_SIUMCR 0x01240200
|
||
|
|
#define CFG_SYPCR 0xFFFF0683
|
||
|
|
#define CFG_BCR 0x00000000
|
||
|
|
#define CFG_SCCR SCCR_DFBRG01
|
||
|
|
|
||
|
|
#define CFG_RMR RMR_CSRE
|
||
|
|
#define CFG_TMCNTSC (TMCNTSC_SEC|TMCNTSC_ALR|TMCNTSC_TCF|TMCNTSC_TCE)
|
||
|
|
#define CFG_PISCR (PISCR_PS|PISCR_PTF|PISCR_PTE)
|
||
|
|
#define CFG_RCCR 0
|
||
|
|
|
||
|
|
#define CFG_MPTPR 0x1300
|
||
|
|
#define CFG_PSDMR 0x82672522
|
||
|
|
#define CFG_PSRT 0x4B
|
||
|
|
|
||
|
|
#define CFG_SDRAM_BASE 0x00000000
|
||
|
|
#define CFG_SDRAM_BR (CFG_SDRAM_BASE | 0x00001841)
|
||
|
|
#define CFG_SDRAM_OR 0xFF0030C0
|
||
|
|
|
||
|
|
#define CFG_BR0_PRELIM (CFG_FLASH_BASE | 0x00001801)
|
||
|
|
#define CFG_OR0_PRELIM 0xFF8008C2
|
||
|
|
#define CFG_BR2_PRELIM (CFG_BCSR | 0x00000801)
|
||
|
|
#define CFG_OR2_PRELIM 0xFFF00864
|
||
|
|
|
||
|
|
#define CFG_RESET_ADDRESS 0xC0000000
|
||
|
|
|
||
|
|
#endif /* __CONFIG_H */
|