41 lines
1.2 KiB
C
41 lines
1.2 KiB
C
|
/*
|
||
|
|
* (C) Copyright 2004
|
||
|
|
* Mark Jonas, Freescale Semiconductor, mark.jonas@freescale.com.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Micron MT48LC32M16A2-75 is compatible to:
|
||
|
|
* - Infineon HYB39S512160AT-75
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define SDRAM_DDR 0 /* is SDR */
|
||
|
|
|
||
|
|
#if defined(CONFIG_MPC5200)
|
||
|
|
/* Settings for XLB = 132 MHz */
|
||
|
|
#define SDRAM_MODE 0x00CD0000
|
||
|
|
#define SDRAM_CONTROL 0x514F0000
|
||
|
|
#define SDRAM_CONFIG1 0xD2322800
|
||
|
|
#define SDRAM_CONFIG2 0x8AD70000
|
||
|
|
|
||
|
|
#else
|
||
|
|
#error CONFIG_MPC5200 is not defined
|
||
|
|
#endif
|