53 lines
2.0 KiB
C
53 lines
2.0 KiB
C
|
#ifndef _405GP_PCI_H
|
||
|
|
#define _405GP_PCI_H
|
||
|
|
|
||
|
|
/*----------------------------------------------------------------------------+
|
||
|
|
| 405GP PCI core memory map defines.
|
||
|
|
+----------------------------------------------------------------------------*/
|
||
|
|
#define MIN_PCI_MEMADDR1 0x80000000
|
||
|
|
#define MIN_PCI_MEMADDR2 0x00000000
|
||
|
|
#define MIN_PLB_PCI_IOADDR 0xE8000000 /* PLB side of PCI I/O address space */
|
||
|
|
#define MIN_PCI_PCI_IOADDR 0x00000000 /* PCI side of PCI I/O address space */
|
||
|
|
#define MAX_PCI_DEVICES 32
|
||
|
|
|
||
|
|
/*----------------------------------------------------------------------------+
|
||
|
|
| Defines for the 405GP PCI Config address and data registers followed by
|
||
|
|
| defines for the standard PCI device configuration header.
|
||
|
|
+----------------------------------------------------------------------------*/
|
||
|
|
#define PCICFGADR 0xEEC00000
|
||
|
|
#define PCICFGDATA 0xEEC00004
|
||
|
|
|
||
|
|
#define PCIBUSNUM 0x40 /* 405GP specific parameters */
|
||
|
|
#define PCISUBBUSNUM 0x41
|
||
|
|
#define PCIDISCOUNT 0x42
|
||
|
|
#define PCIBRDGOPT1 0x4A
|
||
|
|
#define PCIBRDGOPT2 0x60
|
||
|
|
|
||
|
|
/*----------------------------------------------------------------------------+
|
||
|
|
| Defines for 405GP PCI Master local configuration regs.
|
||
|
|
+----------------------------------------------------------------------------*/
|
||
|
|
#define PMM0LA 0xEF400000
|
||
|
|
#define PMM0MA 0xEF400004
|
||
|
|
#define PMM0PCILA 0xEF400008
|
||
|
|
#define PMM0PCIHA 0xEF40000C
|
||
|
|
#define PMM1LA 0xEF400010
|
||
|
|
#define PMM1MA 0xEF400014
|
||
|
|
#define PMM1PCILA 0xEF400018
|
||
|
|
#define PMM1PCIHA 0xEF40001C
|
||
|
|
#define PMM2LA 0xEF400020
|
||
|
|
#define PMM2MA 0xEF400024
|
||
|
|
#define PMM2PCILA 0xEF400028
|
||
|
|
#define PMM2PCIHA 0xEF40002C
|
||
|
|
|
||
|
|
/*----------------------------------------------------------------------------+
|
||
|
|
| Defines for 405GP PCI Target local configuration regs.
|
||
|
|
+----------------------------------------------------------------------------*/
|
||
|
|
#define PTM1MS 0xEF400030
|
||
|
|
#define PTM1LA 0xEF400034
|
||
|
|
#define PTM2MS 0xEF400038
|
||
|
|
#define PTM2LA 0xEF40003C
|
||
|
|
|
||
|
|
#define PCIDEVID_405GP 0x0
|
||
|
|
|
||
|
|
#endif
|