ispprog/ispprog.c

658 lines
13 KiB
C
Raw Normal View History

2006-05-07 15:35:21 +02:00
/*
* C based avr910 / avr109 ISP Adapter
*
2008-03-27 20:06:02 +01:00
* (c) 2006-2008 by Olaf Rempel
2006-05-07 15:35:21 +02:00
* <razzor at kopf minus tisch dot de>
*
* using ATmega16 @7.3728MHz:
* PB1 = /Reset (to target)
* PB3 = /LED
* PB5 = MOSI (to target)
* PB6 = MISO (to target)
* PB7 = SCK (to target)
* PD3 = reset-in
*
*/
2006-05-05 19:02:04 +02:00
#include <avr/io.h>
2006-05-07 15:22:11 +02:00
#include <avr/interrupt.h>
2006-05-05 19:02:04 +02:00
#define F_CPU 7372800
#define BAUDRATE 115200
2008-03-27 20:06:02 +01:00
/* SPI Clock: F_CPU /4 (1.8432MHz) or /128 (57.6kHz) */
#define SPI_MODE ((1<<SPE) | (1<<MSTR))
//#define SPI_MODE ((1<<SPE) | (1<<MSTR) | (1<<SPR1) | (1<<SPR0))
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
#define ISP_RESET PORTB1
#define ISP_LED PORTB3
#define ISP_MOSI PORTB5
#define ISP_MISO PORTB6
#define ISP_SCK PORTB7
#define RESET_IN PORTD3
2006-05-06 22:55:42 +02:00
struct {
2008-03-27 20:06:02 +01:00
uint8_t id; /* device id */
uint8_t pagemask; /* bitmask of one flash-page */
uint8_t pollcode; /* value of an empty flash-cell */
2006-05-06 22:55:42 +02:00
} devices[] = {
2008-03-27 20:06:02 +01:00
// { 0x20, 0x00, 0x7F }, /* at90s2313 (no paging, reads 0x7F back) */
{ 0x20, 0x0F, 0xFF }, /* tiny24 (16 words/page) */
{ 0x38, 0x00, 0x7F }, /* at90s8515 (no paging, reads 0x7F back) */
{ 0x43, 0x7F, 0xFF }, /* mega128 (128 words/page) */
{ 0x72, 0x3F, 0xFF }, /* mega32 (64 words/page) */
{ 0x74, 0x3F, 0xFF }, /* mega16 (64 words/page) */
{ 0x76, 0x1F, 0xFF }, /* mega8 (32 words/page) */
2006-05-06 22:55:42 +02:00
{ 0x00, 0x00, 0x00 },
};
2008-03-27 20:06:02 +01:00
#include <util/delay.h>
#define UART_CALC_BAUDRATE(baudRate) (((uint32_t)F_CPU) / (((uint32_t)baudRate)*16) -1)
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
#define LED_OFF 0x00
#define LED_ON 0x01
#define LED_FAST 0x02
#define LED_SLOW 0x03
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
#define CMD_PROG_ENABLE_1 0xAC
#define CMD_PROG_ENABLE_2 0x53
#define CMD_CHIP_ERASE_1 0xAC
#define CMD_CHIP_ERASE_2 0x80
#define CMD_POLL_BUSY_1 0xF0 /* not used */
#define CMD_POLL_BUSY_2 0x00 /* not used */
#define CMD_LOAD_EADDR_1 0x4D /* not used */
#define CMD_LOAD_EADDR_2 0x00 /* not used */
#define CMD_LOAD_FLASH_HI 0x48
#define CMD_LOAD_FLASH_LO 0x40
#define CMD_LOAD_EEPROM_PAGE 0xC1 /* not used */
#define CMD_READ_FLASH_LO 0x20
#define CMD_READ_FLASH_HI 0x28
#define CMD_READ_EEPROM 0xA0
#define CMD_READ_LOCK_1 0x58
#define CMD_READ_LOCK_2 0x00
#define CMD_READ_SIG_1 0x30
#define CMD_READ_SIG_2 0x00
#define CMD_READ_FUSE_1 0x50
#define CMD_READ_FUSE_2 0x00
#define CMD_READ_FUSE_H_1 0x58
#define CMD_READ_FUSE_H_2 0x08
#define CMD_READ_FUSE_E_1 0x50
#define CMD_READ_FUSE_E_2 0x08
#define CMD_READ_CAL 0x38 /* not used */
#define CMD_WRITE_FLASH_PAGE 0x4C
#define CMD_WRITE_EEPROM 0xC0
#define CMD_WRITE_EEPROM_PAGE 0xC2 /* not used */
#define CMD_WRITE_LOCK_1 0xAC
#define CMD_WRITE_LOCK_2 0xE0
#define CMD_WRITE_FUSE_1 0xAC
#define CMD_WRITE_FUSE_2 0xA0
#define CMD_WRITE_FUSE_H_1 0xAC /* not used */
#define CMD_WRITE_FUSE_H_2 0xA8 /* not used */
#define CMD_WRITE_FUSE_E_1 0xAC /* not used */
#define CMD_WRITE_FUSE_E_2 0xA4 /* not used */
static uint16_t lastaddr;
static uint8_t lastcmd;
static uint8_t lastval;
static uint8_t pollcode = 0xFF;
/* toggle LED */
2006-05-26 17:35:21 +02:00
ISR(SIG_OUTPUT_COMPARE1A)
2006-05-07 15:22:11 +02:00
{
2008-03-27 20:06:02 +01:00
PORTB ^= (1<<ISP_LED);
2006-05-07 15:22:11 +02:00
}
/* Send one byte to PC */
2008-03-27 20:06:02 +01:00
static void ser_send(uint8_t data)
2006-05-05 19:02:04 +02:00
{
2006-05-06 22:55:42 +02:00
loop_until_bit_is_set(UCSRA, UDRIE);
2006-05-05 19:02:04 +02:00
UDR = data;
}
2006-05-07 15:22:11 +02:00
/* Receive one byte from PC */
2008-03-27 20:06:02 +01:00
static uint8_t ser_recv(void)
2006-05-05 19:02:04 +02:00
{
loop_until_bit_is_set(UCSRA, RXC);
return UDR;
}
2006-05-07 15:22:11 +02:00
/* Check if receiver ready */
2008-03-27 20:06:02 +01:00
static uint8_t ser_recv_ready(void)
2006-05-06 22:55:42 +02:00
{
return bit_is_set(UCSRA, RXC);
}
2006-05-07 15:22:11 +02:00
/* Send one byte to target, and return received one */
2008-03-27 20:06:02 +01:00
static uint8_t spi_rxtx(uint8_t val)
2006-05-06 22:55:42 +02:00
{
SPDR = val;
loop_until_bit_is_set(SPSR, SPIF);
return SPDR;
}
2006-05-07 15:22:11 +02:00
/* Set LED mode */
2008-03-27 20:06:02 +01:00
static void led_mode(uint8_t mode)
2006-05-06 22:55:42 +02:00
{
static uint8_t oldmode = LED_OFF;
if (mode == oldmode) {
return;
} else if (mode == LED_ON) {
2006-05-07 15:22:11 +02:00
TCCR1B = 0x00;
2008-03-27 20:06:02 +01:00
PORTB &= ~(1<<ISP_LED);
2006-05-06 22:55:42 +02:00
} else if (mode == LED_OFF) {
2006-05-07 15:22:11 +02:00
TCCR1B = 0x00;
2008-03-27 20:06:02 +01:00
PORTB |= (1<<ISP_LED);
2006-05-07 15:22:11 +02:00
} else if (mode == LED_FAST) {
2008-03-27 20:06:02 +01:00
/* timer1: F_CPU /64, CTC mode via OutputCompare A, 10Hz */
OCR1A = (F_CPU / (64 * 10));
2006-05-26 17:35:21 +02:00
TCCR1B = (1<<WGM12) | (1<<CS11) | (1<<CS10);
2006-05-07 15:22:11 +02:00
} else if (mode == LED_SLOW) {
2008-03-27 20:06:02 +01:00
/* timer1: FCPU /64, CTC mode via OutputCompare A, 4Hz */
OCR1A = (F_CPU / (64 * 4));
2006-05-26 17:35:21 +02:00
TCCR1B = (1<<WGM12) | (1<<CS11) | (1<<CS10);
2006-05-06 22:55:42 +02:00
}
oldmode = mode;
}
2006-05-07 15:22:11 +02:00
/* Control reset and SPI lines */
2008-03-27 20:06:02 +01:00
static void set_reset(uint8_t mode)
2006-05-06 22:55:42 +02:00
{
if (mode) {
2008-03-27 20:06:02 +01:00
/* ISP_SCK, ISP_MOSI and ISP_RESET are inputs */
DDRB &= ~((1<<ISP_SCK) | (1<<ISP_MOSI) | (1<<ISP_RESET));
PORTB |= (1<<ISP_RESET);
2006-05-06 22:55:42 +02:00
} else {
2008-03-27 20:06:02 +01:00
/*ISP_SCK, ISP_MOSI and ISP_RESET are outputs, set ISP_RESET low */
DDRB |= ((1<<ISP_SCK) | (1<<ISP_MOSI) | (1<<ISP_RESET));
PORTB &= ~(1<<ISP_RESET);
2006-05-06 22:55:42 +02:00
}
_delay_ms(25);
_delay_ms(25);
}
2008-03-27 20:06:02 +01:00
/* writes a byte to target flash/eeprom */
static void mem_write(uint8_t cmd, uint16_t addr, uint8_t val)
2006-05-06 22:55:42 +02:00
{
spi_rxtx(cmd);
spi_rxtx(addr >> 8);
spi_rxtx(addr & 0xFF);
spi_rxtx(val);
2008-03-27 20:06:02 +01:00
/* remember values for polling */
2006-05-06 22:55:42 +02:00
lastcmd = cmd;
lastaddr = addr;
lastval = val;
}
2006-05-07 15:22:11 +02:00
/* read a byte from target flash/eeprom */
2008-03-27 20:06:02 +01:00
static uint8_t mem_read(uint8_t cmd, uint16_t addr)
2006-05-06 22:55:42 +02:00
{
spi_rxtx(cmd);
spi_rxtx(addr >> 8);
spi_rxtx(addr & 0xFF);
return spi_rxtx(0x00);
}
2006-05-07 15:22:11 +02:00
/* wait until byte/page is written to target memory */
2008-03-27 20:06:02 +01:00
static void poll(void)
2006-05-06 22:55:42 +02:00
{
uint8_t cmd, val, poll = 0xFF;
2008-03-27 20:06:02 +01:00
if (lastcmd == CMD_WRITE_EEPROM) {
/* check if we can poll */
2006-05-06 22:55:42 +02:00
if (lastval == pollcode || lastval == 0x7F || lastval == 0x80) {
2008-03-27 20:06:02 +01:00
/* wait default time */
2006-05-06 22:55:42 +02:00
_delay_ms(10);
return;
}
2008-03-27 20:06:02 +01:00
cmd = CMD_READ_EEPROM;
2006-05-06 22:55:42 +02:00
} else {
2008-03-27 20:06:02 +01:00
/* check if we can poll */
2006-05-06 22:55:42 +02:00
if (lastval == pollcode) {
2008-03-27 20:06:02 +01:00
/* wait default time */
2006-05-06 22:55:42 +02:00
_delay_ms(10);
return;
}
2008-03-27 20:06:02 +01:00
/* CMD_WRITE_FLASH -> CMD_READ_FLASH */
2006-05-06 22:55:42 +02:00
cmd = (lastcmd & 0x08) | 0x20;
}
2008-03-27 20:06:02 +01:00
/* poll until we get correct value */
2006-05-06 22:55:42 +02:00
do {
val = mem_read(cmd, lastaddr);
} while ((val != lastval) && poll--);
}
2006-05-05 19:02:04 +02:00
int main(void)
{
2008-03-27 20:06:02 +01:00
static uint8_t page_buf[256];
2006-05-06 22:55:42 +02:00
uint16_t addr = 0;
uint8_t device = 0, pagemask = 0;
2008-03-27 20:06:02 +01:00
/* ISP_RESET and ISP_LED are outputs, pullup SlaveSelect */
PORTB = (1<<ISP_RESET) | (1<<ISP_LED) | (1<<PORTB4);
DDRB = (1<<ISP_RESET) | (1<<ISP_LED);
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Set baud rate */
2006-05-05 19:02:04 +02:00
UBRRH = (UART_CALC_BAUDRATE(BAUDRATE)>>8) & 0xFF;
UBRRL = (UART_CALC_BAUDRATE(BAUDRATE) & 0xFF);
2008-03-27 20:06:02 +01:00
/* enable usart with 8n1 */
2006-05-05 19:02:04 +02:00
UCSRB = (1<<TXEN) | (1<<RXEN);
UCSRC = (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0);
2008-03-27 20:06:02 +01:00
/* enable SPI master mode */
SPCR = SPI_MODE;
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* enable timer1 OutputCompare A interrupt (CTC hit) */
2006-05-26 17:35:21 +02:00
TIMSK = (1<<OCIE1A);
2006-05-07 15:22:11 +02:00
sei();
2008-03-27 20:06:02 +01:00
/* disable ISP_RESET */
2006-05-06 22:55:42 +02:00
set_reset(1);
2006-05-05 19:02:04 +02:00
while (1) {
2006-05-06 22:55:42 +02:00
uint8_t pulse = 0;
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
while (!ser_recv_ready()) {
2008-03-27 20:06:02 +01:00
/* reset the target */
if (PIND & (1<<RESET_IN)) {
2006-05-06 22:55:42 +02:00
if (!pulse) {
led_mode(LED_ON);
set_reset(0);
set_reset(1);
led_mode(LED_OFF);
pulse = 1;
}
} else {
pulse = 0;
}
}
switch (ser_recv()) {
2008-03-27 20:06:02 +01:00
/* Enter programming mode */
2006-05-07 15:22:11 +02:00
case 'P': {
2006-05-06 22:55:42 +02:00
uint8_t sync, count = 0x20;
led_mode(LED_ON);
do {
set_reset(1);
set_reset(0);
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_PROG_ENABLE_1);
spi_rxtx(CMD_PROG_ENABLE_2);
2006-05-06 22:55:42 +02:00
sync = spi_rxtx(0x00);
spi_rxtx(0x00);
} while (sync != 0x53 && count--);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Autoincrement address */
2006-05-07 15:22:11 +02:00
case 'a':
2006-05-06 22:55:42 +02:00
ser_send('Y');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Set address */
2006-05-07 15:22:11 +02:00
case 'A':
2006-05-06 22:55:42 +02:00
addr = (ser_recv() << 8);
addr |= ser_recv();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Write program memory, low byte */
2006-05-07 15:22:11 +02:00
case 'c':
led_mode(LED_FAST);
2008-03-27 20:06:02 +01:00
mem_write(CMD_LOAD_FLASH_LO, addr, ser_recv());
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* poll on byte addressed targets */
2006-05-06 22:55:42 +02:00
if (!pagemask)
poll();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Write program memory, high byte */
2006-05-07 15:22:11 +02:00
case 'C':
led_mode(LED_FAST);
2008-03-27 20:06:02 +01:00
mem_write(CMD_LOAD_FLASH_HI, addr, ser_recv());
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* poll on byte addressed targets */
2006-05-06 22:55:42 +02:00
if (!pagemask)
poll();
addr++;
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Issue Page Write */
2006-05-07 15:22:11 +02:00
case 'm':
led_mode(LED_FAST);
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_WRITE_FLASH_PAGE);
2006-05-06 22:55:42 +02:00
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
poll();
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Read Lock Bits */
2006-05-07 15:22:11 +02:00
case 'r':
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_LOCK_1, CMD_READ_LOCK_2 << 8));
2006-05-06 22:55:42 +02:00
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Read program memory */
2006-05-07 15:22:11 +02:00
case 'R':
led_mode(LED_SLOW);
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_FLASH_HI, addr));
ser_send(mem_read(CMD_READ_FLASH_LO, addr));
2006-05-06 22:55:42 +02:00
addr++;
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Read data memory */
2006-05-07 15:22:11 +02:00
case 'd':
led_mode(LED_SLOW);
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_EEPROM, addr));
2006-05-06 22:55:42 +02:00
addr++;
break;
2008-03-27 20:06:02 +01:00
/* Write data memory */
2006-05-07 15:22:11 +02:00
case 'D':
led_mode(LED_FAST);
2008-03-27 20:06:02 +01:00
mem_write(CMD_WRITE_EEPROM, addr, ser_recv());
2006-05-06 22:55:42 +02:00
poll();
addr++;
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Chip erase */
2006-05-07 15:22:11 +02:00
case 'e':
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_CHIP_ERASE_1);
spi_rxtx(CMD_CHIP_ERASE_2);
2006-05-06 22:55:42 +02:00
spi_rxtx(0x00);
spi_rxtx(0x00);
_delay_ms(25);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Write lock bits */
2006-05-26 14:29:02 +02:00
case 'l': {
uint8_t val = ser_recv();
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_WRITE_LOCK_1);
spi_rxtx(CMD_WRITE_LOCK_2);
2006-05-26 14:29:02 +02:00
spi_rxtx(0x00);
spi_rxtx(val);
_delay_ms(25);
2006-05-06 22:55:42 +02:00
ser_send('\r');
break;
2006-05-26 14:29:02 +02:00
}
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* Read fusebits */
2006-05-07 15:22:11 +02:00
case 'F':
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_FUSE_1, CMD_READ_FUSE_2 << 8));
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* Read high fusebits */
2006-05-07 15:22:11 +02:00
case 'N':
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_FUSE_H_1, CMD_READ_FUSE_H_2 << 8));
2006-05-06 22:55:42 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Read extended fusebits */
2006-05-07 15:22:11 +02:00
case 'Q':
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_FUSE_E_1, CMD_READ_FUSE_E_2 << 8));
2006-05-06 22:55:42 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Leave programming mode */
2006-05-07 15:22:11 +02:00
case 'L':
2006-05-06 22:55:42 +02:00
2008-03-27 20:06:02 +01:00
/* Exit Bootloader */
2006-05-07 15:22:11 +02:00
case 'E':
2006-05-06 22:55:42 +02:00
set_reset(1);
led_mode(LED_OFF);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Select device type */
2006-05-07 15:22:11 +02:00
case 'T': {
2006-05-06 22:55:42 +02:00
uint8_t val, i = 0;
val = ser_recv();
do {
if (val == devices[i].id) {
device = val;
pagemask = devices[i].pagemask;
pollcode = devices[i].pollcode;
break;
}
} while (devices[i++].id);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Read signature bytes */
2006-05-07 15:22:11 +02:00
case 's': {
2006-05-06 22:55:42 +02:00
uint8_t i = 2;
do {
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_SIG_1, (CMD_READ_SIG_2 << 8) | i));
2006-05-06 22:55:42 +02:00
} while (i--);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Return supported device codes */
2006-05-07 15:22:11 +02:00
case 't': {
2006-05-06 22:55:42 +02:00
uint8_t val, i = 0;
do {
val = devices[i++].id;
ser_send(val);
} while (val);
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Return software identifier */
2006-05-07 15:22:11 +02:00
case 'S':
2006-05-06 22:55:42 +02:00
ser_send('A');
ser_send('V');
ser_send('R');
ser_send('-');
ser_send('I');
ser_send('S');
ser_send('P');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Return software version */
2006-05-07 15:22:11 +02:00
case 'V':
2006-05-06 22:55:42 +02:00
ser_send('3');
ser_send('8');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Return hardware version */
2006-05-07 15:22:11 +02:00
case 'v':
2006-05-06 22:55:42 +02:00
ser_send('1');
ser_send('2');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Return programmer type */
2006-05-07 15:22:11 +02:00
case 'p':
2006-05-06 22:55:42 +02:00
ser_send('S');
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Set LED */
2006-05-07 15:22:11 +02:00
case 'x':
2006-05-06 22:55:42 +02:00
ser_recv();
led_mode(LED_ON);
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Clear LED */
2006-05-07 15:22:11 +02:00
case 'y':
2006-05-06 22:55:42 +02:00
ser_recv();
led_mode(LED_OFF);
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Report Block write Mode */
2006-05-07 15:22:11 +02:00
case 'b':
2006-05-06 22:55:42 +02:00
ser_send('Y');
ser_send(sizeof(page_buf) >> 8);
ser_send(sizeof(page_buf) & 0xFF);
2006-05-05 19:02:04 +02:00
break;
2008-03-27 20:06:02 +01:00
/* Block Write */
2006-05-07 15:22:11 +02:00
case 'B': {
2006-05-06 22:55:42 +02:00
uint16_t size, i;
uint8_t type;
2006-05-05 19:02:04 +02:00
2006-05-07 15:22:11 +02:00
led_mode(LED_FAST);
2006-05-06 22:55:42 +02:00
size = ser_recv() << 8;
size |= ser_recv();
type = ser_recv();
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
for (i = 0; i < size; i++)
page_buf[i] = ser_recv();
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
if (type == 'F') {
for (i = 0; i < size; i += 2) {
2008-03-27 20:06:02 +01:00
mem_write(CMD_LOAD_FLASH_LO, addr, page_buf[i]);
mem_write(CMD_LOAD_FLASH_HI, addr, page_buf[i+1]);
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
addr++;
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* page write on page-boundry */
2006-05-06 22:55:42 +02:00
if ((addr & pagemask) == 0x00) {
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_WRITE_FLASH_PAGE);
2006-05-06 22:55:42 +02:00
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
2006-05-05 19:02:04 +02:00
2006-05-06 22:55:42 +02:00
poll();
}
}
2008-03-27 20:06:02 +01:00
/* last page */
2006-05-06 22:55:42 +02:00
if (size != sizeof(page_buf)) {
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_WRITE_FLASH_PAGE);
2006-05-07 15:22:11 +02:00
spi_rxtx(lastaddr >> 8);
spi_rxtx(lastaddr & 0xFF);
spi_rxtx(0x00);
2006-05-06 22:55:42 +02:00
2006-05-07 15:22:11 +02:00
poll();
2006-05-06 22:55:42 +02:00
}
} else if (type == 'E') {
for (i = 0; i < size; i++) {
2008-03-27 20:06:02 +01:00
mem_write(CMD_WRITE_EEPROM, addr, page_buf[i]);
2006-05-06 22:55:42 +02:00
poll();
addr++;
}
}
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Block Read */
2006-05-07 15:22:11 +02:00
case 'g': {
2006-05-06 22:55:42 +02:00
uint16_t size, i;
uint8_t type;
2006-05-07 15:22:11 +02:00
led_mode(LED_SLOW);
2006-05-06 22:55:42 +02:00
size = ser_recv() << 8;
size |= ser_recv();
type = ser_recv();
if (type == 'F') {
for (i = 0; i < size; i += 2) {
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_FLASH_LO, addr));
ser_send(mem_read(CMD_READ_FLASH_HI, addr));
2006-05-06 22:55:42 +02:00
addr++;
}
} else if (type == 'E') {
for (i = 0; i < size; i++) {
2008-03-27 20:06:02 +01:00
ser_send(mem_read(CMD_READ_EEPROM, addr));
2006-05-06 22:55:42 +02:00
addr++;
}
}
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Write fusebits */
2006-05-26 14:29:02 +02:00
case 'f': {
uint8_t val = ser_recv();
2008-03-27 20:06:02 +01:00
spi_rxtx(CMD_WRITE_FUSE_1);
spi_rxtx(CMD_WRITE_FUSE_2);
2006-05-26 14:29:02 +02:00
spi_rxtx(0x00);
spi_rxtx(val);
_delay_ms(25);
2006-05-06 22:55:42 +02:00
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-26 14:29:02 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* Universial command */
2006-05-07 15:22:11 +02:00
case ':': {
2006-05-06 22:55:42 +02:00
uint8_t val[3];
val[0] = ser_recv();
val[1] = ser_recv();
val[2] = ser_recv();
spi_rxtx(val[0]);
spi_rxtx(val[1]);
ser_send(spi_rxtx(val[2]));
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
_delay_ms(25);
ser_send('\r');
break;
}
2008-03-27 20:06:02 +01:00
/* New universal command */
2006-05-07 15:22:11 +02:00
case '.': {
2006-05-06 22:55:42 +02:00
uint8_t val[4];
val[0] = ser_recv();
val[1] = ser_recv();
val[2] = ser_recv();
val[3] = ser_recv();
spi_rxtx(val[0]);
spi_rxtx(val[1]);
spi_rxtx(val[2]);
ser_send(spi_rxtx(val[3]));
2006-05-07 15:22:11 +02:00
2006-05-06 22:55:42 +02:00
_delay_ms(25);
ser_send('\r');
2006-05-05 19:02:04 +02:00
break;
2006-05-06 22:55:42 +02:00
}
2006-05-05 19:02:04 +02:00
2008-03-27 20:06:02 +01:00
/* ESC */
2006-05-05 19:02:04 +02:00
case 0x1B:
break;
default:
2006-05-06 22:55:42 +02:00
ser_send('?');
2006-05-05 19:02:04 +02:00
break;
}
}
return 0;
}